{"total":24,"rows":[{"id":"2503.00205","title":"AnalogGenie: A Generative Engine for Automatic Discovery of Analog Circuit Topologies","created":"2025-02-28","cited_by_count":37,"area":null},{"id":"2412.19824","title":"AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models","created":"2024-12-17","cited_by_count":18,"area":null},{"id":"2508.02518","title":"AnalogCoder-Pro: Unifying Analog Circuit Generation and Optimization via Multi-modal LLMs","created":"2025-08-04","cited_by_count":15,"area":null},{"id":"2411.13899","title":"Schemato -- An LLM for Netlist-to-Schematic Conversion","created":"2024-11-21","cited_by_count":11,"area":null},{"id":"2506.03122","title":"AUTOCIRCUIT-RL: Reinforcement Learning-Driven LLM for Automated Circuit Topology Generation","created":"2025-06-03","cited_by_count":11,"area":null},{"id":"2505.21923","title":"FALCON: An ML Framework for Fully Automated Layout-Constrained Analog Circuit Design","created":"2025-05-28","cited_by_count":5,"area":null},{"id":"2506.18424","title":"A Large Language Model-based Multi-Agent Framework for Analog Circuits' Sizing Relationships Extraction","created":"2025-06-23","cited_by_count":3,"area":null},{"id":"2601.19439","title":"OSIRIS: Bridging Analog Circuit Design and Machine Learning with Scalable Dataset Generation","created":"2026-01-27","cited_by_count":3,"area":null},{"id":"2410.00995","title":"CktGen: Automated Analog Circuit Design with Generative Artificial Intelligence","created":"2024-10-01","cited_by_count":2,"area":null},{"id":"2511.07658","title":"ZeroSim: Zero-Shot Analog Circuit Evaluation with Unified Transformer Embeddings","created":"2025-11-10","cited_by_count":2,"area":null},{"id":"2601.21984","title":"PowerGenie: Analytically-Guided Evolutionary Discovery of Superior Reconfigurable Power Converters","created":"2026-01-29","cited_by_count":1,"area":null},{"id":"2602.16954","title":"Neural Proposals, Symbolic Guarantees: Neuro-Symbolic Graph Generative Modeling","created":"2026-02-18","cited_by_count":1,"area":null},{"id":"2603.29068","title":"ARCS: Autoregressive Circuit Synthesis with Topology-Aware Graph Attention and Spec Conditioning","created":"2026-03-30","cited_by_count":1,"area":null},{"id":"2604.23195","title":"AnalogRetriever: Learning Cross-Modal Representations for Analog Circuit Retrieval","created":"2026-04-25","cited_by_count":1,"area":null},{"id":"2507.06127","title":"PrefixAgent: An LLM-Powered Design Framework for Efficient Prefix Adder Optimization","created":"2025-07-08","cited_by_count":0,"area":null},{"id":"2507.15104","title":"AnalogFed: Privacy-Preserving Discovery of Analog Circuits at Scale with Federated Generative AI","created":"2025-07-20","cited_by_count":0,"area":null},{"id":"2509.00071","title":"SynCircuit: Automated Generation of New Synthetic RTL Circuits Can Enable Big Data in Circuits","created":"2025-08-26","cited_by_count":0,"area":null},{"id":"2602.11461","title":"EM-Aware Physical Synthesis: Neural Inductor Modeling and Intelligent Placement & Routing for RF Circuits","created":"2026-02-12","cited_by_count":0,"area":null},{"id":"2605.30345","title":"SchGen: PCB Schematic Generation with Semantic-Grounded Code Representations","created":"2026-05-28","cited_by_count":0,"area":null},{"id":"2607.14165","title":"Towards Reliable AI-Assisted Analog Design: Template-Constrained LLM Agents for SAR ADC Generation","created":"2026-07-15","cited_by_count":0,"area":null},{"id":"2608.13472","title":"AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models","created":"2026-08-13","cited_by_count":0,"area":null},{"id":"2609.34976","title":"Inspector: Conversational and Lightweight Analyzer of Analog Circuit Layouts Using LLM and CNNs","created":"2026-09-28","cited_by_count":0,"area":null},{"id":"2609.36752","title":"cktFormer: Transformer-Based Approach for Automated Analog Circuit Design","created":"2026-09-29","cited_by_count":0,"area":null},{"id":"2610.19508","title":"CktHGVAE: A Symmetric Design/State Heterogeneous Graph Variational Autoencoder for Transistor-level Analog/Mixed-signal Circuit Design and Analysis","created":"2026-10-14","cited_by_count":0,"area":null}],"next_cursor":null}