{"total":56,"rows":[{"id":"2409.12993","title":"CraftRTL: High-quality Synthetic Data Generation for Verilog Code Models with Correct-by-Construction Non-Textual Representations and Targeted Code Repair","created":"2024-09-19","cited_by_count":42,"area":"synth"},{"id":"2501.00365","title":"Low-Rank Adaptation for Foundation Models: A Comprehensive Review","created":"2024-12-31","cited_by_count":37,"area":null},{"id":"2412.07822","title":"MAGE: A Multi-Agent Engine for Automated RTL Code Generation","created":"2024-12-10","cited_by_count":31,"area":"agents"},{"id":"2506.05566","title":"ScaleRTL: Scaling LLMs with Reasoning Data and Test-Time Compute for Accurate RTL Code Generation","created":"2025-06-05","cited_by_count":22,"area":"lr"},{"id":"2502.18297","title":"DeepCircuitX: A Comprehensive Repository-Level Dataset for RTL Code Understanding, Generation, and PPA Analysis","created":"2025-02-25","cited_by_count":21,"area":null},{"id":"2412.06947","title":"PyraNet: A Multi-Layered Hierarchical Dataset for Verilog","created":"2024-12-09","cited_by_count":19,"area":null},{"id":"2505.13479","title":"RTL++: Graph-enhanced LLM for RTL Code Generation","created":"2025-05-11","cited_by_count":18,"area":null},{"id":"2503.16528","title":"HDLCoRe: A Training-Free Framework for Mitigating Hallucinations in LLM-Generated HDL","created":"2025-03-18","cited_by_count":17,"area":"rag"},{"id":"2510.27617","title":"VeriMoA: A Mixture-of-Agents Framework for Spec-to-HDL Generation","created":"2025-10-31","cited_by_count":15,"area":"agents"},{"id":"2504.15804","title":"Insights from Verification: Training a Verilog Generation LLM with Reinforcement Learning with Testbench Feedback","created":"2025-04-22","cited_by_count":14,"area":"alignment"},{"id":"2507.16200","title":"RealBench: Benchmarking Verilog Generation Models with Real-World IP Designs","created":"2025-07-22","cited_by_count":14,"area":null},{"id":"2504.15659","title":"VeriCoder: Enhancing LLM-Based RTL Code Generation through Functional Correctness Validation","created":"2025-04-22","cited_by_count":13,"area":null},{"id":"2504.14560","title":"ReasoningV: Efficient Verilog Code Generation with Adaptive Hybrid Reasoning Model","created":"2025-04-20","cited_by_count":12,"area":"lr"},{"id":"2506.02089","title":"SALAD: Systematic Assessment of Machine Unlearning on LLM-Aided Hardware Design","created":"2025-06-02","cited_by_count":12,"area":"safety"},{"id":"2503.13116","title":"VeriLeaky: Navigating IP Protection vs Utility in Fine-Tuning for LLM-Driven Verilog Coding","created":"2025-03-17","cited_by_count":11,"area":null},{"id":"2505.12188","title":"LLM-DSE: Searching Accelerator Parameters with LLM Agents","created":"2025-05-18","cited_by_count":10,"area":"agents"},{"id":"2504.01986","title":"TuRTLe: A Unified Evaluation of LLMs for RTL Generation","created":"2025-03-31","cited_by_count":9,"area":null},{"id":"2508.05266","title":"Understanding and Mitigating Errors of LLM-Generated RTL Code","created":"2025-08-07","cited_by_count":8,"area":null},{"id":"2512.00020","title":"Large Language Model for Verilog Code Generation: Literature Review and the Road Ahead","created":"2025-10-29","cited_by_count":8,"area":null},{"id":"2606.28279","title":"Agentic Hardware Design as Repository-Level Code Evolution","created":"2026-06-26","cited_by_count":6,"area":"agents"},{"id":"2507.02226","title":"DecoRTL: A Run-time Decoding Framework for RTL Code Generation with LLMs","created":"2025-07-03","cited_by_count":5,"area":null},{"id":"2510.19296","title":"QiMeng-SALV: Signal-Aware Learning for Verilog Code Generation","created":"2025-10-22","cited_by_count":4,"area":null},{"id":"2510.21407","title":"REvolution: An Evolutionary Framework for RTL Generation driven by Large Language Models","created":"2025-10-24","cited_by_count":4,"area":null},{"id":"2601.07593","title":"GRPO with State Mutations: Improving LLM-Based Hardware Test Plan Generation","created":"2026-01-12","cited_by_count":4,"area":"lr"},{"id":"2603.08719","title":"SiliconMind-V1: Multi-Agent Distillation and Debug-Reasoning Workflows for Verilog Code Generation","created":"2026-02-10","cited_by_count":4,"area":"lr"},{"id":"2601.19439","title":"OSIRIS: Bridging Analog Circuit Design and Machine Learning with Scalable Dataset Generation","created":"2026-01-27","cited_by_count":3,"area":null},{"id":"2603.08718","title":"CktEvo: Repository-Level RTL Code Benchmark for Design Evolution","created":"2026-02-10","cited_by_count":3,"area":null},{"id":"2503.14153","title":"Speculative Decoding for Verilog: Speed and Quality, All in One","created":"2025-03-18","cited_by_count":2,"area":"inference"},{"id":"2505.06096","title":"Free and Fair Hardware: A Pathway to Copyright Infringement-Free Verilog Generation using LLMs","created":"2025-05-09","cited_by_count":2,"area":null},{"id":"2506.04544","title":"hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation","created":"2025-06-05","cited_by_count":2,"area":null},{"id":"2511.12033","title":"EARL: Entropy-Aware RL Alignment of LLMs for Reliable RTL Code Generation","created":"2025-11-15","cited_by_count":2,"area":null},{"id":"2512.23742","title":"AgenticTCAD: A LLM-based Multi-Agent Framework for Automated TCAD Code Generation and Device Optimization","created":"2025-12-26","cited_by_count":2,"area":"agents"},{"id":"2603.25768","title":"UCAgent: An End-to-End Agent for Block-Level Functional Verification","created":"2026-03-26","cited_by_count":2,"area":"agents"},{"id":"2507.09948","title":"Iceberg: Enhancing HLS Modeling with Synthetic Data","created":"2025-07-14","cited_by_count":1,"area":"synth"},{"id":"2510.05327","title":"DeepV: A Model-Agnostic Retrieval-Augmented Framework for Verilog Code Generation with a High-Quality Knowledge Base","created":"2025-10-06","cited_by_count":1,"area":"rag"},{"id":"2510.16022","title":"Breaking Memorization Barriers in LLM Code Fine-Tuning via Information Bottleneck for Improved Generalization","created":"2025-10-15","cited_by_count":1,"area":null},{"id":"2602.00704","title":"QiMeng-ChipV-RTL: Exploiting Information Locality for IP-level Verilog Generation","created":"2026-01-31","cited_by_count":1,"area":null},{"id":"2604.17102","title":"Configuration Over Selection: Hyperparameter Sensitivity Exceeds Model Differences in Open-Source LLMs for RTL Generation","created":"2026-04-18","cited_by_count":1,"area":null},{"id":"2604.23602","title":"TimingLLM: A Two-Stage Retrieval-Augmented Framework for Pre-Synthesis Timing Prediction from Verilog","created":"2026-04-26","cited_by_count":1,"area":null},{"id":"2605.12857","title":"ChipMATE: Multi-Agent Training via Reinforcement Learning for Enhanced RTL Generation","created":"2026-05-13","cited_by_count":1,"area":"agents"},{"id":"2503.11662","title":"Lorecast: Layout-Aware Performance and Power Forecasting from Natural Language","created":"2025-02-14","cited_by_count":0,"area":null},{"id":"2503.21971","title":"RocketPPA: Code-Level Power, Performance, and Area Prediction via LLM and Mixture of Experts","created":"2025-03-27","cited_by_count":0,"area":"moe"},{"id":"2508.18462","title":"VERIRL: Boosting the LLM-based Verilog Code Generation via Reinforcement Learning","created":"2025-08-25","cited_by_count":0,"area":null},{"id":"2511.03934","title":"PEFA-AI: Advancing Open-source LLMs for RTL generation using Progressive Error Feedback Agentic-AI","created":"2025-11-06","cited_by_count":0,"area":"agents"},{"id":"2601.02045","title":"The New Compiler Stack: A Survey on the Synergy of LLMs and Compilers","created":"2026-01-05","cited_by_count":0,"area":null},{"id":"2604.18445","title":"AutoPPA: Automated Circuit PPA Optimization via Contrastive Code-based Rule Library Learning","created":"2026-04-20","cited_by_count":0,"area":null},{"id":"2604.19856","title":"ChipCraftBrain: Validation-First RTL Generation via Multi-Agent Orchestration","created":"2026-04-21","cited_by_count":0,"area":"agents"},{"id":"2604.23355","title":"LEGO: An LLM Skill-Based Front-End Design Generation Platform","created":"2026-04-25","cited_by_count":0,"area":null},{"id":"2605.26498","title":"Verilog-Evolve: Feedback-Driven and Skill-Evolving Verilog Generation","created":"2026-05-26","cited_by_count":0,"area":null},{"id":"2605.31040","title":"UniRTL: Unifying Code and Graph for Robust RTL Representation Learning","created":"2026-05-29","cited_by_count":0,"area":null},{"id":"2606.05680","title":"CASS-RTL: Correctness-Aware Subspace Steering for RTL Generation with LLMs","created":"2026-06-04","cited_by_count":0,"area":null},{"id":"2606.07925","title":"ROSUM-MCTS: Monte Carlo Tree Search-Inspired HDL Code Summarization with Structural Rewards","created":"2026-06-06","cited_by_count":0,"area":null},{"id":"2606.09867","title":"EstRTL: Functional Estimation Guided RTL Code Generation","created":"2026-06-01","cited_by_count":0,"area":null},{"id":"2606.19795","title":"Agentic Electronic Design Automation: A Handoff Perspective","created":"2026-06-18","cited_by_count":0,"area":"agents"},{"id":"2607.17063","title":"When LLMs Over-Answer: Measuring and Mitigating Quality Issues in LLM-Based Hardware Description Language Question Answering","created":"2026-07-19","cited_by_count":0,"area":null},{"id":"2608.02878","title":"VeriTrace: Human-Like Temporal Exploration Completes Agentic Action Space","created":"2026-08-03","cited_by_count":0,"area":"agents"}],"next_cursor":null}