{"total":18,"rows":[{"id":"2501.09655","title":"A Survey of Research in Large Language Models for Electronic Design Automation","created":"2025-01-16","cited_by_count":41,"area":null},{"id":"2504.13128","title":"FreshStack: Building Realistic Benchmarks for Evaluating Retrieval on Technical Documents","created":"2025-04-17","cited_by_count":15,"area":null},{"id":"2508.02518","title":"AnalogCoder-Pro: Unifying Analog Circuit Generation and Optimization via Multi-modal LLMs","created":"2025-08-04","cited_by_count":15,"area":null},{"id":"2509.04905","title":"Revolution or Hype? Seeking the Limits of Large Models in Hardware Design","created":"2025-09-05","cited_by_count":9,"area":null},{"id":"2412.19819","title":"ChipAlign: Instruction Alignment in Large Language Models for Chip Design via Geodesic Interpolation","created":"2024-12-15","cited_by_count":6,"area":null},{"id":"2410.03845","title":"ORAssistant: A Custom RAG-based Conversational Assistant for OpenROAD","created":"2024-10-04","cited_by_count":4,"area":null},{"id":"2508.20030","title":"Large Language Models (LLMs) for Electronic Design Automation (EDA)","created":"2025-08-27","cited_by_count":3,"area":null},{"id":"2605.10616","title":"MulTaBench: Benchmarking Multimodal Tabular Learning with Text and Image","created":"2026-05-11","cited_by_count":2,"area":null},{"id":"2504.05180","title":"BRIDGES: Bridging Graph Modality and Large Language Models within EDA Tasks","created":"2025-04-07","cited_by_count":1,"area":null},{"id":"2604.23195","title":"AnalogRetriever: Learning Cross-Modal Representations for Analog Circuit Retrieval","created":"2026-04-25","cited_by_count":1,"area":null},{"id":"2605.24930","title":"H$^{2}$MT: Semantic Hierarchy-Aware Hierarchical Memory Transformer","created":"2026-05-24","cited_by_count":1,"area":null},{"id":"2502.16540","title":"D2S-FLOW: Automated Parameter Extraction from Datasheets for SPICE Model Generation Using Large Language Models","created":"2025-02-23","cited_by_count":0,"area":null},{"id":"2509.04139","title":"Enhancing Technical Documents Retrieval for RAG","created":"2025-09-04","cited_by_count":0,"area":null},{"id":"2604.27415","title":"ChipLingo: A Systematic Training Framework for Large Language Models in EDA","created":"2026-04-30","cited_by_count":0,"area":null},{"id":"2605.26498","title":"Verilog-Evolve: Feedback-Driven and Skill-Evolving Verilog Generation","created":"2026-05-26","cited_by_count":0,"area":null},{"id":"2607.21850","title":"SCALE: Self-Supervised Constraint-Aware Layout GEneration for Local P&R DRV Fixing at Advanced Nodes","created":"2026-07-23","cited_by_count":0,"area":null},{"id":"2608.23601","title":"StateTune: Transforming LLM-Assisted EDA Flow Tuning into a Stateful, Closed-Loop Process","created":"2026-08-19","cited_by_count":0,"area":null},{"id":"2609.33699","title":"SpecRead: A Benchmark for Measuring Whether Language Models Understand Hardware Specifications","created":"2026-09-27","cited_by_count":0,"area":null}],"next_cursor":null}