{"total":25,"rows":[{"id":"2503.13572","title":"VeriContaminated: Assessing LLM-Driven Verilog Coding for Data Contamination","created":"2025-03-17","cited_by_count":12,"area":null},{"id":"2411.13899","title":"Schemato -- An LLM for Netlist-to-Schematic Conversion","created":"2024-11-21","cited_by_count":11,"area":null},{"id":"2503.13116","title":"VeriLeaky: Navigating IP Protection vs Utility in Fine-Tuning for LLM-Driven Verilog Coding","created":"2025-03-17","cited_by_count":11,"area":null},{"id":"2509.04905","title":"Revolution or Hype? Seeking the Limits of Large Models in Hardware Design","created":"2025-09-05","cited_by_count":9,"area":null},{"id":"2512.00119","title":"NetDeTox: Adversarial and Efficient Evasion of Hardware-Security GNNs via RL-LLM Orchestration","created":"2025-11-27","cited_by_count":9,"area":null},{"id":"2507.13369","title":"VerilogDB: The Largest, Highest-Quality Dataset with a Preprocessing Framework for LLM-based RTL Generation","created":"2025-07-09","cited_by_count":8,"area":null},{"id":"2601.21448","title":"ChipBench: A Next-Step Benchmark for Evaluating LLM Performance in AI-Aided Chip Design","created":"2026-01-29","cited_by_count":8,"area":null},{"id":"2408.10428","title":"Are LLMs Any Good for High-Level Synthesis?","created":"2024-08-19","cited_by_count":6,"area":null},{"id":"2606.06462","title":"Benchmark Everything Everywhere All at Once","created":"2026-06-04","cited_by_count":6,"area":null},{"id":"2503.08823","title":"ResBench: Benchmarking LLM-Generated FPGA Designs with Resource Awareness","created":"2025-03-11","cited_by_count":5,"area":null},{"id":"2601.13864","title":"HardSecBench: Benchmarking the Security Awareness of LLMs for Hardware Code Generation","created":"2026-01-20","cited_by_count":5,"area":null},{"id":"2507.06512","title":"Towards LLM-based Root Cause Analysis of Hardware Design Failures","created":"2025-07-09","cited_by_count":4,"area":null},{"id":"2508.20030","title":"Large Language Models (LLMs) for Electronic Design Automation (EDA)","created":"2025-08-27","cited_by_count":3,"area":null},{"id":"2510.14756","title":"Pluto: A Benchmark for Evaluating Efficiency of LLM-generated Hardware Code","created":"2025-10-16","cited_by_count":3,"area":null},{"id":"2511.16395","title":"CorrectHDL: Agentic HDL Design with LLMs Leveraging High-Level Synthesis as Reference","created":"2025-11-20","cited_by_count":3,"area":null},{"id":"2604.27643","title":"HAVEN: Hybrid Automated Verification ENgine for UVM Testbench Synthesis with LLMs","created":"2026-04-30","cited_by_count":2,"area":null},{"id":"2503.11687","title":"Review of Machine Learning for Micro-Electronic Design Verification","created":"2025-03-05","cited_by_count":1,"area":null},{"id":"2503.11662","title":"Lorecast: Layout-Aware Performance and Power Forecasting from Natural Language","created":"2025-02-14","cited_by_count":0,"area":null},{"id":"2604.23355","title":"LEGO: An LLM Skill-Based Front-End Design Generation Platform","created":"2026-04-25","cited_by_count":0,"area":null},{"id":"2606.09867","title":"EstRTL: Functional Estimation Guided RTL Code Generation","created":"2026-06-01","cited_by_count":0,"area":null},{"id":"2607.22759","title":"Benchmarking LLMs for Verilog Design Flows","created":"2026-07-23","cited_by_count":0,"area":null},{"id":"2608.10090","title":"CHORUS: Complementary Experts for High-Coverage Testbench Stimulus Generation","created":"2026-08-10","cited_by_count":0,"area":null},{"id":"2609.19844","title":"Trust, but Validate the Instrument: Auditing AI-Generated RTL Verification Plans on Authored Security-Regression Proxies","created":"2026-09-17","cited_by_count":0,"area":null},{"id":"2609.33699","title":"SpecRead: A Benchmark for Measuring Whether Language Models Understand Hardware Specifications","created":"2026-09-27","cited_by_count":0,"area":null},{"id":"2610.17449","title":"Formal-Verification-Guided Bayesian Optimization for Non-Intrusive Last-Mile Coverage Closure","created":"2026-10-12","cited_by_count":0,"area":null}],"next_cursor":null}