{"total":18,"rows":[{"id":"2501.09655","title":"A Survey of Research in Large Language Models for Electronic Design Automation","created":"2025-01-16","cited_by_count":41,"area":null},{"id":"2411.12930","title":"LEDRO: LLM-Enhanced Design Space Reduction and Optimization for Analog Circuits","created":"2024-11-19","cited_by_count":22,"area":null},{"id":"2410.20553","title":"SPICEPilot: Navigating SPICE Code Generation and Simulation with AI Guidance","created":"2024-10-27","cited_by_count":10,"area":null},{"id":"2505.22990","title":"MenTeR: A fully-automated Multi-agenT workflow for end-to-end RF/Analog Circuits Netlist Design","created":"2025-05-29","cited_by_count":7,"area":null},{"id":"2505.21923","title":"FALCON: An ML Framework for Fully Automated Layout-Constrained Analog Circuit Design","created":"2025-05-28","cited_by_count":5,"area":null},{"id":"2509.08514","title":"Bias in the Loop: How Humans Evaluate AI-Generated Suggestions","created":"2025-09-10","cited_by_count":4,"area":null},{"id":"2504.11502","title":"Timing Analysis Agent: Autonomous Multi-Corner Multi-Mode (MCMM) Timing Debugging with Timing Debug Relation Graph","created":"2025-04-15","cited_by_count":3,"area":null},{"id":"2508.20030","title":"Large Language Models (LLMs) for Electronic Design Automation (EDA)","created":"2025-08-27","cited_by_count":3,"area":null},{"id":"2410.00995","title":"CktGen: Automated Analog Circuit Design with Generative Artificial Intelligence","created":"2024-10-01","cited_by_count":2,"area":null},{"id":"2606.15052","title":"PANDA: An LLM-Enhanced Performance-Driven Analog Design Framework Bridging Design Intent and Layout Generation","created":"2026-06-13","cited_by_count":2,"area":null},{"id":"2508.10409","title":"Dataset Construction for Training LLM to Learn Analog Circuit Knowledge","created":"2025-08-14","cited_by_count":1,"area":null},{"id":"2603.24714","title":"Can an Actor-Critic Optimization Framework Improve Analog Design?","created":"2026-03-25","cited_by_count":1,"area":null},{"id":"2608.03738","title":"AgenticECO: An Agentic Framework for ECO on 3D Integrated Circuits","created":"2026-08-04","cited_by_count":1,"area":null},{"id":"2601.02404","title":"PCEval: A Benchmark for Evaluating Physical Computing Capabilities of Large Language Models","created":"2025-12-31","cited_by_count":0,"area":null},{"id":"2602.11461","title":"EM-Aware Physical Synthesis: Neural Inductor Modeling and Intelligent Placement & Routing for RF Circuits","created":"2026-02-12","cited_by_count":0,"area":null},{"id":"2606.17074","title":"Surveying GenAI-based Automation in Printed Circuit Board Design and Test","created":"2026-06-10","cited_by_count":0,"area":null},{"id":"2608.13767","title":"Simulation-Aware In-Context Policy Improvement for LLM-Aided Analog Layout Refinement","created":"2026-08-13","cited_by_count":0,"area":null},{"id":"2608.26113","title":"PICasso: An AI-Enabled Design Framework for Autonomous Optimization of Silicon Photonic Devices","created":"2026-05-28","cited_by_count":0,"area":null}],"next_cursor":null}