{"total":30,"rows":[{"id":"2411.12930","title":"LEDRO: LLM-Enhanced Design Space Reduction and Optimization for Analog Circuits","created":"2024-11-19","cited_by_count":22,"area":null},{"id":"2501.16224","title":"Language-Based Bayesian Optimization Research Assistant (BORA)","created":"2025-01-27","cited_by_count":15,"area":null},{"id":"2505.24138","title":"AMSbench: A Comprehensive Benchmark for Evaluating MLLM Capabilities in AMS Circuits","created":"2025-05-30","cited_by_count":15,"area":null},{"id":"2508.02518","title":"AnalogCoder-Pro: Unifying Analog Circuit Generation and Optimization via Multi-modal LLMs","created":"2025-08-04","cited_by_count":15,"area":null},{"id":"2411.13899","title":"Schemato -- An LLM for Netlist-to-Schematic Conversion","created":"2024-11-21","cited_by_count":11,"area":null},{"id":"2502.02764","title":"LLM-USO: Large Language Model-based Universal Sizing Optimizer","created":"2025-02-04","cited_by_count":11,"area":null},{"id":"2505.21034","title":"LLaMEA-BO: A Large Language Model Evolutionary Algorithm for Automatically Generating Bayesian Optimization Algorithms","created":"2025-05-27","cited_by_count":10,"area":null},{"id":"2505.22086","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","created":"2025-05-28","cited_by_count":7,"area":null},{"id":"2509.14169","title":"TopoSizing: An LLM-aided Framework of Topology-based Understanding and Sizing for AMS Circuits","created":"2025-09-17","cited_by_count":7,"area":null},{"id":"2605.17976","title":"Unleashing LLMs in Bayesian Optimization: Preference-Guided Framework for Scientific Discovery","created":"2026-05-18","cited_by_count":7,"area":null},{"id":"2605.22054","title":"LABO: LLM-Accelerated Bayesian Optimization through Broad Exploration and Selective Experimentation","created":"2026-05-21","cited_by_count":6,"area":null},{"id":"2508.05113","title":"EasySize: Elastic Analog Circuit Sizing via LLM-Guided Heuristic Search","created":"2025-08-07","cited_by_count":5,"area":null},{"id":"2602.02849","title":"AutoSizer: Automatic Sizing of Analog and Mixed-Signal Circuits via Large Language Model (LLM) Agents","created":"2026-02-02","cited_by_count":5,"area":null},{"id":"2503.22401","title":"Generative Reliability-Based Design Optimization Using In-Context Learning Capabilities of Large Language Models","created":"2025-03-28","cited_by_count":3,"area":null},{"id":"2506.18424","title":"A Large Language Model-based Multi-Agent Framework for Analog Circuits' Sizing Relationships Extraction","created":"2025-06-23","cited_by_count":3,"area":null},{"id":"2410.00995","title":"CktGen: Automated Analog Circuit Design with Generative Artificial Intelligence","created":"2024-10-01","cited_by_count":2,"area":null},{"id":"2510.01471","title":"Fine-tuning LLMs with variational Bayesian last layer for high-dimensional Bayesian optimization","created":"2025-10-01","cited_by_count":2,"area":null},{"id":"2601.12355","title":"Tree-Structured Synergy of Large Language Models and Bayesian Optimization for Efficient CASH","created":"2026-01-18","cited_by_count":2,"area":null},{"id":"2504.05180","title":"BRIDGES: Bridging Graph Modality and Large Language Models within EDA Tasks","created":"2025-04-07","cited_by_count":1,"area":null},{"id":"2506.00007","title":"Emerging ML-AI Techniques for Analog and RF EDA","created":"2025-05-12","cited_by_count":1,"area":null},{"id":"2603.24714","title":"Can an Actor-Critic Optimization Framework Improve Analog Design?","created":"2026-03-25","cited_by_count":1,"area":null},{"id":"2607.05196","title":"Unified Audio Intelligence Without Regressing on Text Intelligence","created":"2026-07-06","cited_by_count":1,"area":null},{"id":"2504.10240","title":"Graph Neural Networks Based Analog Circuit Link Prediction","created":"2025-04-14","cited_by_count":0,"area":null},{"id":"2604.07387","title":"A Self-Calibrating Framework for Analog Circuit Sizing Using LLM-Derived Analytical Equations","created":"2026-04-08","cited_by_count":0,"area":null},{"id":"2607.11338","title":"AutoVSR: Automatic Visual-to-Symbolic Reasoning for Symbolic Expression Generation from Circuit Schematic","created":"2026-07-13","cited_by_count":0,"area":null},{"id":"2608.13767","title":"Simulation-Aware In-Context Policy Improvement for LLM-Aided Analog Layout Refinement","created":"2026-08-13","cited_by_count":0,"area":null},{"id":"2609.19437","title":"Bayesian Optimization with Rich Auxiliary Information via LLMs","created":"2026-09-16","cited_by_count":0,"area":null},{"id":"2609.34976","title":"Inspector: Conversational and Lightweight Analyzer of Analog Circuit Layouts Using LLM and CNNs","created":"2026-09-28","cited_by_count":0,"area":null},{"id":"2609.35035","title":"THEIA: A Multimodal Dataset and Benchmark for Vision-Language Analysis of Layout","created":"2026-09-28","cited_by_count":0,"area":null},{"id":"2609.36788","title":"Harnessing Large Language Models to Compile Task-Relevant Context into Bayesian Optimisation","created":"2026-09-29","cited_by_count":0,"area":null}],"next_cursor":null}