{"total":24,"rows":[{"id":"2408.11053","title":"Revisiting VerilogEval: A Year of Improvements in Large-Language Models for Hardware Code Generation","created":"2024-08-20","cited_by_count":45,"area":null},{"id":"2411.11856","title":"Automatically Improving LLM-based Verilog Generation using EDA Tool Feedback","created":"2024-11-01","cited_by_count":19,"area":null},{"id":"2409.15186","title":"Location is Key: Leveraging Large Language Model for Functional Bug Localization in Verilog","created":"2024-09-23","cited_by_count":10,"area":null},{"id":"2504.01986","title":"TuRTLe: A Unified Evaluation of LLMs for RTL Generation","created":"2025-03-31","cited_by_count":9,"area":null},{"id":"2508.05266","title":"Understanding and Mitigating Errors of LLM-Generated RTL Code","created":"2025-08-07","cited_by_count":8,"area":null},{"id":"2512.00020","title":"Large Language Model for Verilog Code Generation: Literature Review and the Road Ahead","created":"2025-10-29","cited_by_count":8,"area":null},{"id":"2501.13778","title":"Explainable XR: Understanding User Behaviors of XR Environments using LLM-assisted Analytics Framework","created":"2025-01-23","cited_by_count":6,"area":null},{"id":"2507.02226","title":"DecoRTL: A Run-time Decoding Framework for RTL Code Generation with LLMs","created":"2025-07-03","cited_by_count":5,"area":null},{"id":"2603.27630","title":"RTLSeek: Boosting the LLM-Based RTL Generation with Multi-Stage Diversity-Oriented Reinforcement Learning","created":"2026-03-29","cited_by_count":4,"area":null},{"id":"2603.08718","title":"CktEvo: Repository-Level RTL Code Benchmark for Design Evolution","created":"2026-02-10","cited_by_count":3,"area":null},{"id":"2407.12576","title":"IICPilot: An Intelligent Integrated Circuit Backend Design Framework Using Open EDA","created":"2024-07-17","cited_by_count":1,"area":null},{"id":"2506.07945","title":"ProtocolLLM: RTL Benchmark for SystemVerilog Generation of Communication Protocols","created":"2025-06-09","cited_by_count":1,"area":null},{"id":"2606.23759","title":"VeriPilot: An LLM-Powered Verilog Debugging Framework","created":"2026-06-22","cited_by_count":1,"area":null},{"id":"2608.27184","title":"LLMs in Digital EDA: A perspective on shifting roles from Generation to Orchestration","created":"2026-08-27","cited_by_count":1,"area":null},{"id":"2412.04485","title":"EDA-Aware RTL Generation with Large Language Models","created":"2024-11-21","cited_by_count":0,"area":null},{"id":"2504.01981","title":"NLS: Natural-Level Synthesis for Hardware Implementation Through GenAI","created":"2025-03-28","cited_by_count":0,"area":null},{"id":"2504.08852","title":"ML For Hardware Design Interpretability: Challenges and Opportunities","created":"2025-04-11","cited_by_count":0,"area":null},{"id":"2604.21952","title":"Focus Session: Hardware and Software Techniques for Accelerating Multimodal Foundation Models","created":"2026-04-23","cited_by_count":0,"area":null},{"id":"2604.23355","title":"LEGO: An LLM Skill-Based Front-End Design Generation Platform","created":"2026-04-25","cited_by_count":0,"area":null},{"id":"2606.05680","title":"CASS-RTL: Correctness-Aware Subspace Steering for RTL Generation with LLMs","created":"2026-06-04","cited_by_count":0,"area":null},{"id":"2606.09867","title":"EstRTL: Functional Estimation Guided RTL Code Generation","created":"2026-06-01","cited_by_count":0,"area":null},{"id":"2606.13735","title":"VHDLSuite: Unified Pipeline for LLM VHDL Generation with Data Synthesis and Evaluation","created":"2026-06-11","cited_by_count":0,"area":null},{"id":"2606.13747","title":"BigPower: Hierarchical Source-Level Module Power Estimation for CPUs with Large Language Models","created":"2026-06-11","cited_by_count":0,"area":null},{"id":"2606.19387","title":"Interpretable and Verifiable Hardware Generation with LLM-Driven Stepwise Refinement","created":"2026-06-16","cited_by_count":0,"area":null}],"next_cursor":null}