{"total":13,"rows":[{"id":"2408.11053","title":"Revisiting VerilogEval: A Year of Improvements in Large-Language Models for Hardware Code Generation","created":"2024-08-20","cited_by_count":45,"area":null},{"id":"2502.18297","title":"DeepCircuitX: A Comprehensive Repository-Level Dataset for RTL Code Understanding, Generation, and PPA Analysis","created":"2025-02-25","cited_by_count":21,"area":null},{"id":"2507.16200","title":"RealBench: Benchmarking Verilog Generation Models with Real-World IP Designs","created":"2025-07-22","cited_by_count":14,"area":null},{"id":"2503.08923","title":"Enhancing Large Language Models for Hardware Verification: A Novel SystemVerilog Assertion Dataset","created":"2025-03-11","cited_by_count":10,"area":null},{"id":"2504.12268","title":"HLS-Eval: A Benchmark and Framework for Evaluating LLMs on High-Level Synthesis Design Tasks","created":"2025-04-16","cited_by_count":10,"area":null},{"id":"2504.01986","title":"TuRTLe: A Unified Evaluation of LLMs for RTL Generation","created":"2025-03-31","cited_by_count":9,"area":null},{"id":"2507.13369","title":"VerilogDB: The Largest, Highest-Quality Dataset with a Preprocessing Framework for LLM-based RTL Generation","created":"2025-07-09","cited_by_count":8,"area":null},{"id":"2512.00020","title":"Large Language Model for Verilog Code Generation: Literature Review and the Road Ahead","created":"2025-10-29","cited_by_count":8,"area":null},{"id":"2408.10428","title":"Are LLMs Any Good for High-Level Synthesis?","created":"2024-08-19","cited_by_count":6,"area":null},{"id":"2601.03708","title":"MHRC-Bench: A Multilingual Hardware Repository-Level Code Completion benchmark","created":"2026-01-07","cited_by_count":1,"area":null},{"id":"2503.11662","title":"Lorecast: Layout-Aware Performance and Power Forecasting from Natural Language","created":"2025-02-14","cited_by_count":0,"area":null},{"id":"2604.27780","title":"RuC: HDL-Agnostic Rule Completion Benchmark Generation","created":"2026-04-30","cited_by_count":0,"area":null},{"id":"2610.05380","title":"VHDL-REPOBENCH: A Repository-Level Benchmark for Evaluating Large Language Models on VHDL Design Generation","created":"2026-10-04","cited_by_count":0,"area":null}],"next_cursor":null}