{"total":84,"rows":[{"id":"2501.09655","title":"A Survey of Research in Large Language Models for Electronic Design Automation","created":"2025-01-16","cited_by_count":41,"area":null},{"id":"2503.00205","title":"AnalogGenie: A Generative Engine for Automatic Discovery of Analog Circuit Topologies","created":"2025-02-28","cited_by_count":37,"area":null},{"id":"2502.13092","title":"Text2World: Benchmarking Large Language Models for Symbolic World Model Generation","created":"2025-02-18","cited_by_count":26,"area":"wm"},{"id":"2411.12930","title":"LEDRO: LLM-Enhanced Design Space Reduction and Optimization for Analog Circuits","created":"2024-11-19","cited_by_count":22,"area":null},{"id":"2410.19811","title":"ControlAgent: Automating Control System Design via Novel Integration of LLM Agents and Domain Expertise","created":"2024-10-17","cited_by_count":21,"area":"agents"},{"id":"2412.19824","title":"AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models","created":"2024-12-17","cited_by_count":18,"area":null},{"id":"2604.12290","title":"Frontier-Eng: Benchmarking Self-Evolving Agents on Real-World Engineering Tasks with Generative Optimization","created":"2026-04-14","cited_by_count":16,"area":"agents"},{"id":"2505.24138","title":"AMSbench: A Comprehensive Benchmark for Evaluating MLLM Capabilities in AMS Circuits","created":"2025-05-30","cited_by_count":15,"area":null},{"id":"2508.02518","title":"AnalogCoder-Pro: Unifying Analog Circuit Generation and Optimization via Multi-modal LLMs","created":"2025-08-04","cited_by_count":15,"area":null},{"id":"2406.05250","title":"LLM-Enhanced Bayesian Optimization for Efficient Analog Layout Constraint Generation","created":"2024-06-07","cited_by_count":13,"area":null},{"id":"2411.13899","title":"Schemato -- An LLM for Netlist-to-Schematic Conversion","created":"2024-11-21","cited_by_count":11,"area":null},{"id":"2502.07980","title":"CIRCUIT: A Benchmark for Circuit Interpretation and Reasoning Capabilities of LLMs","created":"2025-02-11","cited_by_count":11,"area":"lr"},{"id":"2506.03122","title":"AUTOCIRCUIT-RL: Reinforcement Learning-Driven LLM for Automated Circuit Topology Generation","created":"2025-06-03","cited_by_count":11,"area":null},{"id":"2511.03697","title":"AnaFlow: Agentic LLM-based Workflow for Reasoning-Driven Explainable and Sample-Efficient Analog Circuit Sizing","created":"2025-11-05","cited_by_count":11,"area":"lr"},{"id":"2410.20553","title":"SPICEPilot: Navigating SPICE Code Generation and Simulation with AI Guidance","created":"2024-10-27","cited_by_count":10,"area":null},{"id":"2505.12188","title":"LLM-DSE: Searching Accelerator Parameters with LLM Agents","created":"2025-05-18","cited_by_count":10,"area":"agents"},{"id":"2505.09155","title":"AMSnet 2.0: A Large AMS Database with AI Segmentation for Net Detection","created":"2025-05-14","cited_by_count":9,"area":"mllm"},{"id":"2407.07346","title":"INSIGHT: Universal Neural Simulator for Analog Circuits Harnessing Autoregressive Transformers","created":"2024-07-10","cited_by_count":8,"area":null},{"id":"2504.21187","title":"LIFT: LLM-Based Pragma Insertion for HLS via GNN Supervised Fine-Tuning","created":"2025-04-29","cited_by_count":8,"area":null},{"id":"2408.16018","title":"SPICED: Syntactical Bug and Trojan Pattern Identification in A/MS Circuits using LLM-Enhanced Detection","created":"2024-08-25","cited_by_count":7,"area":null},{"id":"2505.22990","title":"MenTeR: A fully-automated Multi-agenT workflow for end-to-end RF/Analog Circuits Netlist Design","created":"2025-05-29","cited_by_count":7,"area":null},{"id":"2509.14169","title":"TopoSizing: An LLM-aided Framework of Topology-based Understanding and Sizing for AMS Circuits","created":"2025-09-17","cited_by_count":7,"area":null},{"id":"2601.19697","title":"AlignCoder: Aligning Retrieval with Target Intent for Repository-Level Code Completion","created":"2026-01-27","cited_by_count":7,"area":null},{"id":"2504.17801","title":"Evolution of Optimization Algorithms for Global Placement via Large Language Models","created":"2025-04-18","cited_by_count":6,"area":null},{"id":"2506.10235","title":"LaMAGIC2: Advanced Circuit Formulations for Language Model-Based Analog Topology Generation","created":"2025-06-11","cited_by_count":6,"area":"mechinterp"},{"id":"2505.21923","title":"FALCON: An ML Framework for Fully Automated Layout-Constrained Analog Circuit Design","created":"2025-05-28","cited_by_count":5,"area":null},{"id":"2511.19669","title":"HeaRT: A Hierarchical Circuit Reasoning Tree-Based Agentic Framework for AMS Design Optimization","created":"2025-11-24","cited_by_count":5,"area":"agents"},{"id":"2603.23910","title":"AnalogAgent: Self-Improving Analog Circuit Design Automation with LLM Agents","created":"2026-03-25","cited_by_count":4,"area":"agents"},{"id":"2506.18424","title":"A Large Language Model-based Multi-Agent Framework for Analog Circuits' Sizing Relationships Extraction","created":"2025-06-23","cited_by_count":3,"area":null},{"id":"2601.19439","title":"OSIRIS: Bridging Analog Circuit Design and Machine Learning with Scalable Dataset Generation","created":"2026-01-27","cited_by_count":3,"area":null},{"id":"2601.20615","title":"DRAINCODE: Stealthy Energy Consumption Attacks on Retrieval-Augmented Code Generation via Context Poisoning","created":"2026-01-28","cited_by_count":3,"area":"rag"},{"id":"2410.00995","title":"CktGen: Automated Analog Circuit Design with Generative Artificial Intelligence","created":"2024-10-01","cited_by_count":2,"area":null},{"id":"2502.08949","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","created":"2025-02-13","cited_by_count":2,"area":null},{"id":"2503.05951","title":"TPU-Gen: LLM-Driven Custom Tensor Processing Unit Generator","created":"2025-03-07","cited_by_count":2,"area":null},{"id":"2507.10639","title":"Evaluating LLM-based Workflows for Switched-Mode Power Supply Design","created":"2025-07-14","cited_by_count":2,"area":null},{"id":"2508.02959","title":"Polymath: A Self-Optimizing Agent with Dynamic Hierarchical Workflow","created":"2025-08-04","cited_by_count":2,"area":"agents"},{"id":"2508.19393","title":"GENIE-ASI: Generative Instruction and Executable Code for Analog Subcircuit Identification","created":"2025-08-26","cited_by_count":2,"area":null},{"id":"2510.17002","title":"EEschematic: Multimodal-LLM Based AI Agent for Schematic Generation of Analog Circuit","created":"2025-10-19","cited_by_count":2,"area":"agents"},{"id":"2511.06831","title":"DeepRWCap: Neural-Guided Random-Walk Capacitance Solver for IC Design","created":"2025-11-10","cited_by_count":2,"area":null},{"id":"2511.07658","title":"ZeroSim: Zero-Shot Analog Circuit Evaluation with Unified Transformer Embeddings","created":"2025-11-10","cited_by_count":2,"area":null},{"id":"2605.05773","title":"CircuitFormer: A Circuit Language Model for Analog Topology Design from Natural Language Prompt","created":"2026-05-07","cited_by_count":2,"area":"mechinterp"},{"id":"2606.15052","title":"PANDA: An LLM-Enhanced Performance-Driven Analog Design Framework Bridging Design Intent and Layout Generation","created":"2026-06-13","cited_by_count":2,"area":null},{"id":"2607.18859","title":"PhoenixRepair: Rethinking Repair Strategy Exploration in Software Agents","created":"2026-07-21","cited_by_count":2,"area":"lr"},{"id":"2506.01497","title":"SPICEMixer - Netlist-Level Circuit Evolution","created":"2025-06-02","cited_by_count":1,"area":null},{"id":"2508.05675","title":"Principle-Guided Verilog Optimization: IP-Safe Knowledge Transfer via Local-Cloud Collaboration","created":"2025-08-05","cited_by_count":1,"area":null},{"id":"2508.10409","title":"Dataset Construction for Training LLM to Learn Analog Circuit Knowledge","created":"2025-08-14","cited_by_count":1,"area":null},{"id":"2508.13172","title":"White-Box Reasoning: Synergizing LLM Strategy and gm/Id Data for Automated Analog Circuit Design","created":"2025-08-09","cited_by_count":1,"area":"lr"},{"id":"2601.14541","title":"Report for NSF Workshop on AI for Electronic Design Automation","created":"2026-01-20","cited_by_count":1,"area":null},{"id":"2601.21984","title":"PowerGenie: Analytically-Guided Evolutionary Discovery of Superior Reconfigurable Power Converters","created":"2026-01-29","cited_by_count":1,"area":null},{"id":"2602.12402","title":"AstRL: Analog and Mixed-Signal Circuit Synthesis with Deep Reinforcement Learning","created":"2026-02-12","cited_by_count":1,"area":"deeprl"},{"id":"2602.20799","title":"Unseen-Codebases-Domain Data Synthesis and Training Based on Code Graphs","created":"2026-02-24","cited_by_count":1,"area":"synth"},{"id":"2603.24714","title":"Can an Actor-Critic Optimization Framework Improve Analog Design?","created":"2026-03-25","cited_by_count":1,"area":null},{"id":"2604.23195","title":"AnalogRetriever: Learning Cross-Modal Representations for Analog Circuit Retrieval","created":"2026-04-25","cited_by_count":1,"area":null},{"id":"2606.01188","title":"pcbGPT: Automatic PCB Schematic Synthesis from Natural Language Requirements","created":"2026-05-31","cited_by_count":1,"area":null},{"id":"2607.18772","title":"RF-Agent: A Practical Framework for Building Language Agents for RFIC Design","created":"2026-07-21","cited_by_count":1,"area":"agents"},{"id":"2608.04999","title":"ORACLE: A Multi-Objective Reinforcement Learning-Based Analog Circuit Design Optimizer with Large Language Models-Guided Exploration","created":"2026-08-05","cited_by_count":1,"area":null},{"id":"2608.12197","title":"NetlistBench: Evaluating LLM Reliability in SPICE Netlist Recognition and Manipulation","created":"2026-08-12","cited_by_count":1,"area":null},{"id":"2502.16540","title":"D2S-FLOW: Automated Parameter Extraction from Datasheets for SPICE Model Generation Using Large Language Models","created":"2025-02-23","cited_by_count":0,"area":null},{"id":"2507.06127","title":"PrefixAgent: An LLM-Powered Design Framework for Efficient Prefix Adder Optimization","created":"2025-07-08","cited_by_count":0,"area":null},{"id":"2507.15104","title":"AnalogFed: Privacy-Preserving Discovery of Analog Circuits at Scale with Federated Generative AI","created":"2025-07-20","cited_by_count":0,"area":null},{"id":"2508.10904","title":"A2H-MAS: An Algorithm-to-HLS Multi-Agent System for Automated and Reliable FPGA Implementation","created":"2025-07-29","cited_by_count":0,"area":"agents"},{"id":"2511.15390","title":"Automatic Pruning Discovery for Large Language Models","created":"2025-11-19","cited_by_count":0,"area":null},{"id":"2512.21613","title":"AMS-IO-Bench and AMS-IO-Agent: Benchmarking and Structured Reasoning for Analog and Mixed-Signal Integrated Circuit Input/Output Design","created":"2025-12-25","cited_by_count":0,"area":"agents"},{"id":"2601.02404","title":"PCEval: A Benchmark for Evaluating Physical Computing Capabilities of Large Language Models","created":"2025-12-31","cited_by_count":0,"area":null},{"id":"2602.11461","title":"EM-Aware Physical Synthesis: Neural Inductor Modeling and Intelligent Placement & Routing for RF Circuits","created":"2026-02-12","cited_by_count":0,"area":null},{"id":"2605.01404","title":"AMSnet-q: Unsupervised Circuit Identification and Performance Labeling for AMS Circuits","created":"2026-05-02","cited_by_count":0,"area":null},{"id":"2605.30345","title":"SchGen: PCB Schematic Generation with Semantic-Grounded Code Representations","created":"2026-05-28","cited_by_count":0,"area":null},{"id":"2606.19795","title":"Agentic Electronic Design Automation: A Handoff Perspective","created":"2026-06-18","cited_by_count":0,"area":"agents"},{"id":"2607.01609","title":"SINA: A Fully Automated Circuit Schematic Image to Netlist Generator Using Artificial Intelligence","created":"2026-07-02","cited_by_count":0,"area":null},{"id":"2607.11338","title":"AutoVSR: Automatic Visual-to-Symbolic Reasoning for Symbolic Expression Generation from Circuit Schematic","created":"2026-07-13","cited_by_count":0,"area":null},{"id":"2607.13416","title":"EXPLORE: Exploration with Guided Search for Analog Topology Generation using Language Models","created":"2026-07-15","cited_by_count":0,"area":null},{"id":"2607.14165","title":"Towards Reliable AI-Assisted Analog Design: Template-Constrained LLM Agents for SAR ADC Generation","created":"2026-07-15","cited_by_count":0,"area":null},{"id":"2608.01791","title":"PICopilot: An LLM-based Agentic Framework for Assisting Photonic Integrated Circuit Design via Script Generation","created":"2026-08-03","cited_by_count":0,"area":"agents"},{"id":"2608.13472","title":"AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models","created":"2026-08-13","cited_by_count":0,"area":null},{"id":"2608.23317","title":"Spicing up Genetic Netlist Generation with LLMs","created":"2026-08-24","cited_by_count":0,"area":null},{"id":"2608.26113","title":"PICasso: An AI-Enabled Design Framework for Autonomous Optimization of Silicon Photonic Devices","created":"2026-05-28","cited_by_count":0,"area":null},{"id":"2609.01286","title":"Analog-DB: An Agent-First Analog Integrated Circuit Database, From Blocks to Systems","created":"2026-09-01","cited_by_count":0,"area":null},{"id":"2609.25873","title":"AgenticSizing: A Large Language Model-based Multi-Agent Framework for Analog Circuit Sizing","created":"2026-09-22","cited_by_count":0,"area":"agents"},{"id":"2609.26830","title":"Validation and Simulation Catch Different Errors: Four Levels of Evaluation for LLM-Generated Circuits","created":"2026-09-21","cited_by_count":0,"area":null},{"id":"2609.33356","title":"Long-Horizon Analog Design Bench: Benchmarking Agents on Hours-Long Analog and Mixed-Signal Circuit Design Tasks","created":"2026-09-27","cited_by_count":0,"area":"agents"},{"id":"2609.34976","title":"Inspector: Conversational and Lightweight Analyzer of Analog Circuit Layouts Using LLM and CNNs","created":"2026-09-28","cited_by_count":0,"area":null},{"id":"2609.36752","title":"cktFormer: Transformer-Based Approach for Automated Analog Circuit Design","created":"2026-09-29","cited_by_count":0,"area":null},{"id":"2610.03934","title":"SGAnalog: An End-to-End Circuit Benchmark from Open-Source Silicon Tapeouts","created":"2026-10-02","cited_by_count":0,"area":null},{"id":"2610.19508","title":"CktHGVAE: A Symmetric Design/State Heterogeneous Graph Variational Autoencoder for Transistor-level Analog/Mixed-signal Circuit Design and Analysis","created":"2026-10-14","cited_by_count":0,"area":null}],"next_cursor":null}