{"total":20,"rows":[{"id":"2411.13560","title":"AMSnet-KG: A Netlist Dataset for LLM-based AMS Circuit Auto-Design Using Knowledge Graph RAG","created":"2024-11-07","cited_by_count":16,"area":null},{"id":"2505.24138","title":"AMSbench: A Comprehensive Benchmark for Evaluating MLLM Capabilities in AMS Circuits","created":"2025-05-30","cited_by_count":15,"area":null},{"id":"2408.16018","title":"SPICED: Syntactical Bug and Trojan Pattern Identification in A/MS Circuits using LLM-Enhanced Detection","created":"2024-08-25","cited_by_count":7,"area":null},{"id":"2508.13157","title":"Image2Net: Datasets, Benchmark and Hybrid Framework to Convert Analog Circuit Diagrams into Netlists","created":"2025-06-27","cited_by_count":7,"area":null},{"id":"2509.14169","title":"TopoSizing: An LLM-aided Framework of Topology-based Understanding and Sizing for AMS Circuits","created":"2025-09-17","cited_by_count":7,"area":null},{"id":"2408.10428","title":"Are LLMs Any Good for High-Level Synthesis?","created":"2024-08-19","cited_by_count":6,"area":null},{"id":"2506.18424","title":"A Large Language Model-based Multi-Agent Framework for Analog Circuits' Sizing Relationships Extraction","created":"2025-06-23","cited_by_count":3,"area":null},{"id":"2601.19439","title":"OSIRIS: Bridging Analog Circuit Design and Machine Learning with Scalable Dataset Generation","created":"2026-01-27","cited_by_count":3,"area":null},{"id":"2508.10409","title":"Dataset Construction for Training LLM to Learn Analog Circuit Knowledge","created":"2025-08-14","cited_by_count":1,"area":null},{"id":"2604.23195","title":"AnalogRetriever: Learning Cross-Modal Representations for Analog Circuit Retrieval","created":"2026-04-25","cited_by_count":1,"area":null},{"id":"2607.03701","title":"SABLE: An NDA-Safe Closed-Loop LLM Framework for Analog Circuit Optimization in Industrial EDA Flows","created":"2026-07-04","cited_by_count":1,"area":null},{"id":"2502.16540","title":"D2S-FLOW: Automated Parameter Extraction from Datasheets for SPICE Model Generation Using Large Language Models","created":"2025-02-23","cited_by_count":0,"area":null},{"id":"2605.01338","title":"DiagramNet: An End-to-End Recognition Framework and Dataset for Non-Standard System-Level Diagrams","created":"2026-05-02","cited_by_count":0,"area":null},{"id":"2605.01404","title":"AMSnet-q: Unsupervised Circuit Identification and Performance Labeling for AMS Circuits","created":"2026-05-02","cited_by_count":0,"area":null},{"id":"2607.01609","title":"SINA: A Fully Automated Circuit Schematic Image to Netlist Generator Using Artificial Intelligence","created":"2026-07-02","cited_by_count":0,"area":null},{"id":"2607.13416","title":"EXPLORE: Exploration with Guided Search for Analog Topology Generation using Language Models","created":"2026-07-15","cited_by_count":0,"area":null},{"id":"2607.14165","title":"Towards Reliable AI-Assisted Analog Design: Template-Constrained LLM Agents for SAR ADC Generation","created":"2026-07-15","cited_by_count":0,"area":null},{"id":"2607.23225","title":"ParasGB: A Graph Benchmark Suite for Parasitic Estimation on AMS Circuits","created":"2026-07-25","cited_by_count":0,"area":null},{"id":"2608.27923","title":"PCBnet: A Dataset and Automatic Construction of SPICE Netlists from Schematic Images","created":"2026-08-28","cited_by_count":0,"area":null},{"id":"2610.03934","title":"SGAnalog: An End-to-End Circuit Benchmark from Open-Source Silicon Tapeouts","created":"2026-10-02","cited_by_count":0,"area":null}],"next_cursor":null}