{"total":13,"rows":[{"id":"2503.13572","title":"VeriContaminated: Assessing LLM-Driven Verilog Coding for Data Contamination","created":"2025-03-17","cited_by_count":12,"area":null},{"id":"2503.13116","title":"VeriLeaky: Navigating IP Protection vs Utility in Fine-Tuning for LLM-Driven Verilog Coding","created":"2025-03-17","cited_by_count":11,"area":null},{"id":"2512.00119","title":"NetDeTox: Adversarial and Efficient Evasion of Hardware-Security GNNs via RL-LLM Orchestration","created":"2025-11-27","cited_by_count":9,"area":null},{"id":"2511.22749","title":"VeriDispatcher: Multi-Model Dispatching through Pre-Inference Difficulty Prediction for RTL Generation Optimization","created":"2025-11-27","cited_by_count":5,"area":null},{"id":"2508.20030","title":"Large Language Models (LLMs) for Electronic Design Automation (EDA)","created":"2025-08-27","cited_by_count":3,"area":null},{"id":"2604.15375","title":"VeriCWEty: Embedding enabled Line-Level CWE Detection in Verilog","created":"2026-04-15","cited_by_count":2,"area":null},{"id":"2509.02411","title":"A Survey: Towards Privacy and Security in Mobile Large Language Models","created":"2025-09-02","cited_by_count":1,"area":null},{"id":"2604.17102","title":"Configuration Over Selection: Hyperparameter Sensitivity Exceeds Model Differences in Open-Source LLMs for RTL Generation","created":"2026-04-18","cited_by_count":1,"area":null},{"id":"2605.10807","title":"LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges","created":"2026-05-11","cited_by_count":1,"area":null},{"id":"2604.21952","title":"Focus Session: Hardware and Software Techniques for Accelerating Multimodal Foundation Models","created":"2026-04-23","cited_by_count":0,"area":null},{"id":"2606.13735","title":"VHDLSuite: Unified Pipeline for LLM VHDL Generation with Data Synthesis and Evaluation","created":"2026-06-11","cited_by_count":0,"area":null},{"id":"2606.17074","title":"Surveying GenAI-based Automation in Printed Circuit Board Design and Test","created":"2026-06-10","cited_by_count":0,"area":null},{"id":"2608.05063","title":"Hardware Design and Security in the Era of Chiplets and LLMs","created":"2026-08-05","cited_by_count":0,"area":null}],"next_cursor":null}