{"total":20,"rows":[{"id":"2410.11112","title":"Differentiable Weightless Neural Networks","created":"2024-10-14","cited_by_count":28,"area":null},{"id":"2504.00592","title":"NeuraLUT-Assemble: Hardware-aware Assembling of Sub-Neural Networks for Efficient LUT Inference","created":"2025-04-01","cited_by_count":14,"area":null},{"id":"2512.12850","title":"KANEL\\'E: Kolmogorov-Arnold Networks for Efficient LUT-based Evaluation","created":"2025-12-14","cited_by_count":13,"area":null},{"id":"2405.00645","title":"HGQ: High Granularity Quantization for Real-time Neural Networks on FPGAs","created":"2024-05-01","cited_by_count":9,"area":null},{"id":"2507.04535","title":"da4ml: Distributed Arithmetic for Real-time Neural Networks on FPGAs","created":"2025-07-06","cited_by_count":8,"area":null},{"id":"2412.18579","title":"ReducedLUT: Table Decomposition with \"Don't Care\" Conditions","created":"2024-12-24","cited_by_count":7,"area":null},{"id":"2503.12829","title":"SparseLUT: Sparse Connectivity Optimization for Lookup Table-based Deep Neural Networks","created":"2025-03-17","cited_by_count":2,"area":null},{"id":"2602.03527","title":"WARP Logic Neural Networks","created":"2026-02-03","cited_by_count":2,"area":null},{"id":"2607.09399","title":"Fully Trainable Deep Differentiable Logic Gate Networks and Lookup Table Networks","created":"2026-07-10","cited_by_count":2,"area":null},{"id":"2601.11433","title":"Inter-patient ECG Arrhythmia Classification with LGNs and LUTNs","created":"2026-01-16","cited_by_count":1,"area":null},{"id":"2601.19940","title":"Continuous-Flow Data-Rate-Aware CNN Inference on FPGA","created":"2026-01-16","cited_by_count":1,"area":null},{"id":"2602.07400","title":"BitLogic: Training Framework for Gradient-Based FPGA-Native Neural Networks","created":"2026-02-07","cited_by_count":1,"area":null},{"id":"2604.22293","title":"HGQ-LUT: Fast LUT-Aware Training and Efficient Architectures for DNN Inference","created":"2026-04-24","cited_by_count":1,"area":null},{"id":"2607.08427","title":"FPGN: Redefining Ultra-Fast Programmable Gate-based Neural Acceleration with Differentiable LUTs","created":"2026-07-09","cited_by_count":1,"area":null},{"id":"2601.08044","title":"LUT-Compiled Kolmogorov-Arnold Networks for Lightweight DoS Detection on IoT Edge Devices","created":"2026-01-12","cited_by_count":0,"area":null},{"id":"2601.09773","title":"Enhancing LUT-based Deep Neural Networks Inference through Architecture and Connectivity Optimization","created":"2026-01-14","cited_by_count":0,"area":null},{"id":"2601.14130","title":"GIC-DLC: Differentiable Logic Circuits for Hardware-Friendly Grayscale Image Compression","created":"2026-01-20","cited_by_count":0,"area":null},{"id":"2608.00720","title":"CascadeLUT: Information-Ordered Streaming Inference for Bandwidth-Constrained FPGAs","created":"2026-08-01","cited_by_count":0,"area":null},{"id":"2609.09254","title":"DiffLUT-Net: Differentiable Training of FPGA LUT Networks with Learnable Connectivity","created":"2026-09-08","cited_by_count":0,"area":null},{"id":"2609.32854","title":"Logic Gate Networks and Lookup Table Networks as Lightweight Hardware Classifiers for Inter-patient ECG Arrhythmia Classification","created":"2026-09-26","cited_by_count":0,"area":null}],"next_cursor":null}