{"total":23,"rows":[{"id":"2405.14918","title":"AnalogCoder: Analog Circuit Design via Training-Free Code Generation","created":"2024-05-23","cited_by_count":84,"area":null},{"id":"2501.09655","title":"A Survey of Research in Large Language Models for Electronic Design Automation","created":"2025-01-16","cited_by_count":41,"area":null},{"id":"2409.11414","title":"RTLRewriter: Methodologies for Large Models aided RTL Code Optimization","created":"2024-09-04","cited_by_count":31,"area":null},{"id":"2403.11671","title":"HDLdebugger: Streamlining HDL debugging with Large Language Models","created":"2024-03-18","cited_by_count":26,"area":null},{"id":"2405.07061","title":"LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust","created":"2024-05-11","cited_by_count":20,"area":null},{"id":"2404.08806","title":"CreativEval: Evaluating Creativity of LLM-Based Hardware Code Generation","created":"2024-04-12","cited_by_count":19,"area":null},{"id":"2411.11856","title":"Automatically Improving LLM-based Verilog Generation using EDA Tool Feedback","created":"2024-11-01","cited_by_count":19,"area":null},{"id":"2505.11122","title":"Navigating the Alpha Jungle: An LLM-Powered MCTS Framework for Formulaic Factor Mining","created":"2025-05-16","cited_by_count":16,"area":null},{"id":"2406.04379","title":"VHDL-Eval: A Framework for Evaluating Large Language Models in VHDL Code Generation","created":"2024-06-06","cited_by_count":15,"area":null},{"id":"2406.05250","title":"LLM-Enhanced Bayesian Optimization for Efficient Analog Layout Constraint Generation","created":"2024-06-07","cited_by_count":13,"area":null},{"id":"2504.19959","title":"From Concept to Practice: an Automated LLM-aided UVM Machine for RTL Verification","created":"2025-04-28","cited_by_count":9,"area":null},{"id":"2512.00020","title":"Large Language Model for Verilog Code Generation: Literature Review and the Road Ahead","created":"2025-10-29","cited_by_count":8,"area":null},{"id":"2411.16111","title":"LLMPirate: LLMs for Black-box Hardware IP Piracy","created":"2024-11-25","cited_by_count":7,"area":null},{"id":"2504.07433","title":"From Token to Line: Enhancing Code Generation with a Long-Term Perspective","created":"2025-04-10","cited_by_count":4,"area":null},{"id":"2511.16395","title":"CorrectHDL: Agentic HDL Design with LLMs Leveraging High-Level Synthesis as Reference","created":"2025-11-20","cited_by_count":3,"area":null},{"id":"2505.06096","title":"Free and Fair Hardware: A Pathway to Copyright Infringement-Free Verilog Generation using LLMs","created":"2025-05-09","cited_by_count":2,"area":null},{"id":"2505.09610","title":"Customizing a Large Language Model for VHDL Design of High-Performance Microprocessors","created":"2025-05-14","cited_by_count":1,"area":null},{"id":"2605.10807","title":"LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges","created":"2026-05-11","cited_by_count":1,"area":null},{"id":"2608.27184","title":"LLMs in Digital EDA: A perspective on shifting roles from Generation to Orchestration","created":"2026-08-27","cited_by_count":1,"area":null},{"id":"2406.19549","title":"ASCENT: Amplifying Power Side-Channel Resilience via Learning & Monte-Carlo Tree Search","created":"2024-06-27","cited_by_count":0,"area":null},{"id":"2504.08852","title":"ML For Hardware Design Interpretability: Challenges and Opportunities","created":"2025-04-11","cited_by_count":0,"area":null},{"id":"2601.02045","title":"The New Compiler Stack: A Survey on the Synergy of LLMs and Compilers","created":"2026-01-05","cited_by_count":0,"area":null},{"id":"2608.05063","title":"Hardware Design and Security in the Era of Chiplets and LLMs","created":"2026-08-05","cited_by_count":0,"area":null}],"next_cursor":null}