{"total":47,"rows":[{"id":"2407.16237","title":"OriGen:Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection","created":"2024-07-23","cited_by_count":56,"area":null},{"id":"2501.09655","title":"A Survey of Research in Large Language Models for Electronic Design Automation","created":"2025-01-16","cited_by_count":41,"area":null},{"id":"2407.10424","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","created":"2024-07-15","cited_by_count":38,"area":null},{"id":"2407.18333","title":"AutoVCoder: A Systematic Framework for Automated Verilog Code Generation using LLMs","created":"2024-07-21","cited_by_count":36,"area":null},{"id":"2409.11414","title":"RTLRewriter: Methodologies for Large Models aided RTL Code Optimization","created":"2024-09-04","cited_by_count":31,"area":null},{"id":"2403.11671","title":"HDLdebugger: Streamlining HDL debugging with Large Language Models","created":"2024-03-18","cited_by_count":26,"area":null},{"id":"2405.09045","title":"AMSNet: Netlist Dataset for AMS Circuits","created":"2024-05-15","cited_by_count":25,"area":null},{"id":"2407.18276","title":"Rome was Not Built in a Single Step: Hierarchical Prompting for LLM-based Chip Design","created":"2024-07-23","cited_by_count":24,"area":null},{"id":"2411.11856","title":"Automatically Improving LLM-based Verilog Generation using EDA Tool Feedback","created":"2024-11-01","cited_by_count":19,"area":null},{"id":"2505.13479","title":"RTL++: Graph-enhanced LLM for RTL Code Generation","created":"2025-05-11","cited_by_count":18,"area":null},{"id":"2407.18271","title":"Large Language Model for Verilog Generation with Code-Structure-Guided Reinforcement Learning","created":"2024-07-21","cited_by_count":15,"area":null},{"id":"2505.20302","title":"VeriThoughts: Enabling Automated Verilog Code Generation using Reasoning and Formal Verification","created":"2025-05-16","cited_by_count":15,"area":null},{"id":"2507.16200","title":"RealBench: Benchmarking Verilog Generation Models with Real-World IP Designs","created":"2025-07-22","cited_by_count":14,"area":null},{"id":"2406.05250","title":"LLM-Enhanced Bayesian Optimization for Efficient Analog Layout Constraint Generation","created":"2024-06-07","cited_by_count":13,"area":null},{"id":"2412.05393","title":"HiVeGen -- Hierarchical LLM-based Verilog Generation for Scalable Chip Design","created":"2024-12-06","cited_by_count":13,"area":null},{"id":"2504.15659","title":"VeriCoder: Enhancing LLM-Based RTL Code Generation through Functional Correctness Validation","created":"2025-04-22","cited_by_count":13,"area":null},{"id":"2503.13572","title":"VeriContaminated: Assessing LLM-Driven Verilog Coding for Data Contamination","created":"2025-03-17","cited_by_count":12,"area":null},{"id":"2503.13116","title":"VeriLeaky: Navigating IP Protection vs Utility in Fine-Tuning for LLM-Driven Verilog Coding","created":"2025-03-17","cited_by_count":11,"area":null},{"id":"2407.12022","title":"ITERTL: An Iterative Framework for Fine-tuning LLMs for RTL Code Generation","created":"2024-06-28","cited_by_count":9,"area":null},{"id":"2502.12732","title":"Circuit Representation Learning with Masked Gate Modeling and Verilog-AIG Alignment","created":"2025-02-18","cited_by_count":8,"area":null},{"id":"2508.05266","title":"Understanding and Mitigating Errors of LLM-Generated RTL Code","created":"2025-08-07","cited_by_count":8,"area":null},{"id":"2512.00020","title":"Large Language Model for Verilog Code Generation: Literature Review and the Road Ahead","created":"2025-10-29","cited_by_count":8,"area":null},{"id":"2504.17801","title":"Evolution of Optimization Algorithms for Global Placement via Large Language Models","created":"2025-04-18","cited_by_count":6,"area":null},{"id":"2507.21485","title":"HLSDebugger: Identification and Correction of Logic Bugs in HLS Code with LLM Solutions","created":"2025-07-29","cited_by_count":5,"area":null},{"id":"2411.13802","title":"SemiKong: Curating, Training, and Evaluating A Semiconductor Industry-Specific Large Language Model","created":"2024-11-21","cited_by_count":4,"area":null},{"id":"2510.19296","title":"QiMeng-SALV: Signal-Aware Learning for Verilog Code Generation","created":"2025-10-22","cited_by_count":4,"area":null},{"id":"2411.00843","title":"The Graph's Apprentice: Teaching an LLM Low Level Knowledge for Circuit Quality Estimation","created":"2024-10-30","cited_by_count":3,"area":null},{"id":"2506.07239","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","created":"2025-06-08","cited_by_count":3,"area":null},{"id":"2604.15001","title":"COEVO: Co-Evolutionary Framework for Joint Functional Correctness and PPA Optimization in LLM-Based RTL Generation","created":"2026-04-16","cited_by_count":3,"area":null},{"id":"2505.06096","title":"Free and Fair Hardware: A Pathway to Copyright Infringement-Free Verilog Generation using LLMs","created":"2025-05-09","cited_by_count":2,"area":null},{"id":"2508.12910","title":"SecFSM: Knowledge Graph-Guided Verilog Code Generation for Secure Finite State Machines in Systems-on-Chip","created":"2025-08-18","cited_by_count":2,"area":null},{"id":"2407.12749","title":"ChipXplore: Natural Language Exploration of Hardware Designs and Libraries","created":"2024-07-17","cited_by_count":1,"area":null},{"id":"2603.08715","title":"VeriInteresting: An Empirical Study of Model Prompt Interactions in Verilog Code Generation","created":"2026-02-04","cited_by_count":1,"area":null},{"id":"2503.11662","title":"Lorecast: Layout-Aware Performance and Power Forecasting from Natural Language","created":"2025-02-14","cited_by_count":0,"area":null},{"id":"2504.08852","title":"ML For Hardware Design Interpretability: Challenges and Opportunities","created":"2025-04-11","cited_by_count":0,"area":null},{"id":"2506.00002","title":"Advancing AI-assisted Hardware Design with Hierarchical Decentralized Training and Personalized Inference-Time Optimization","created":"2025-04-21","cited_by_count":0,"area":null},{"id":"2506.05007","title":"QiMeng: Fully Automated Hardware and Software Design for Processor Chip","created":"2025-06-05","cited_by_count":0,"area":null},{"id":"2508.18462","title":"VERIRL: Boosting the LLM-based Verilog Code Generation via Reinforcement Learning","created":"2025-08-25","cited_by_count":0,"area":null},{"id":"2509.00071","title":"SynCircuit: Automated Generation of New Synthetic RTL Circuits Can Enable Big Data in Circuits","created":"2025-08-26","cited_by_count":0,"area":null},{"id":"2512.00016","title":"Architect in the Loop Agentic Hardware Design and Verification","created":"2025-10-19","cited_by_count":0,"area":null},{"id":"2603.09161","title":"Wrong Code, Right Structure: Learning Netlist Representations from Imperfect LLM-Generated RTL","created":"2026-03-10","cited_by_count":0,"area":null},{"id":"2604.18445","title":"AutoPPA: Automated Circuit PPA Optimization via Contrastive Code-based Rule Library Learning","created":"2026-04-20","cited_by_count":0,"area":null},{"id":"2605.01338","title":"DiagramNet: An End-to-End Recognition Framework and Dataset for Non-Standard System-Level Diagrams","created":"2026-05-02","cited_by_count":0,"area":null},{"id":"2606.19347","title":"How LLMs Fail and Generalize in RTL Coding for Hardware Design?","created":"2026-04-26","cited_by_count":0,"area":null},{"id":"2607.29283","title":"RTLCurator: Label-Efficient Data Curation for RTL Generation","created":"2026-07-31","cited_by_count":0,"area":null},{"id":"2608.10090","title":"CHORUS: Complementary Experts for High-Coverage Testbench Stimulus Generation","created":"2026-08-10","cited_by_count":0,"area":null},{"id":"2609.37686","title":"EngiWorld: What Can Frontier Agents Deliver in Professional Engineering Environments?","created":"2026-09-29","cited_by_count":0,"area":null}],"next_cursor":null}