{"total":16,"rows":[{"id":"2502.18297","title":"DeepCircuitX: A Comprehensive Repository-Level Dataset for RTL Code Understanding, Generation, and PPA Analysis","created":"2025-02-25","cited_by_count":21,"area":null},{"id":"2506.15697","title":"DeepRTL2: A Versatile Model for RTL-Related Tasks","created":"2025-05-28","cited_by_count":10,"area":null},{"id":"2504.09260","title":"NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph","created":"2025-04-12","cited_by_count":9,"area":null},{"id":"2411.00843","title":"The Graph's Apprentice: Teaching an LLM Low Level Knowledge for Circuit Quality Estimation","created":"2024-10-30","cited_by_count":3,"area":null},{"id":"2506.07239","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","created":"2025-06-08","cited_by_count":3,"area":null},{"id":"2502.08949","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","created":"2025-02-13","cited_by_count":2,"area":null},{"id":"2508.13257","title":"ViTAD: Timing Violation-Aware Debugging of RTL Code using Large Language Models","created":"2025-08-18","cited_by_count":2,"area":null},{"id":"2508.18730","title":"Beyond Tokens: Enhancing RTL Quality Estimation via Structural Graph Learning","created":"2025-08-26","cited_by_count":1,"area":null},{"id":"2604.23602","title":"TimingLLM: A Two-Stage Retrieval-Augmented Framework for Pre-Synthesis Timing Prediction from Verilog","created":"2026-04-26","cited_by_count":1,"area":null},{"id":"2501.07564","title":"E2ESlack: An End-to-End Graph-Based Framework for Pre-Routing Slack Prediction","created":"2025-01-13","cited_by_count":0,"area":null},{"id":"2502.16203","title":"Machine Learning Framework for Early Power, Performance, and Area Estimation of RTL","created":"2025-02-22","cited_by_count":0,"area":null},{"id":"2503.11662","title":"Lorecast: Layout-Aware Performance and Power Forecasting from Natural Language","created":"2025-02-14","cited_by_count":0,"area":null},{"id":"2509.00071","title":"SynCircuit: Automated Generation of New Synthetic RTL Circuits Can Enable Big Data in Circuits","created":"2025-08-26","cited_by_count":0,"area":null},{"id":"2511.02196","title":"BoolSkeleton: Boolean Network Skeletonization via Homogeneous Pattern Reduction","created":"2025-11-04","cited_by_count":0,"area":null},{"id":"2511.23340","title":"ParaGate: Parasitic-Driven Domain Adaptation Transfer Learning for Netlist Performance Prediction","created":"2025-11-28","cited_by_count":0,"area":null},{"id":"2607.15830","title":"RTL-Sequencer: Towards Scalable RTL Timing Prediction with the Sequence-based Paradigm","created":"2026-07-17","cited_by_count":0,"area":null}],"next_cursor":null}