{"total":174,"rows":[{"id":"2402.17733","title":"Tower: An Open Multilingual Large Language Model for Translation-Related Tasks","created":"2024-02-27","cited_by_count":206,"area":null},{"id":"2402.03375","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","created":"2024-02-03","cited_by_count":100,"area":null},{"id":"2405.14918","title":"AnalogCoder: Analog Circuit Design via Training-Free Code Generation","created":"2024-05-23","cited_by_count":84,"area":null},{"id":"2407.01910","title":"MG-Verilog: Multi-grained Dataset Towards Enhanced LLM-assisted Verilog Generation","created":"2024-07-02","cited_by_count":46,"area":null},{"id":"2405.17053","title":"WirelessLLM: Empowering Large Language Models Towards Wireless Intelligence","created":"2024-05-27","cited_by_count":44,"area":null},{"id":"2406.18770","title":"ADO-LLM: Analog Design Bayesian Optimization with In-Context Learning of Large Language Models","created":"2024-06-26","cited_by_count":44,"area":null},{"id":"2402.03289","title":"Make Every Move Count: LLM-based High-Quality RTL Code Generation Using MCTS","created":"2024-02-05","cited_by_count":43,"area":null},{"id":"2501.09655","title":"A Survey of Research in Large Language Models for Electronic Design Automation","created":"2025-01-16","cited_by_count":41,"area":null},{"id":"2401.12224","title":"LLM4EDA: Emerging Progress in Large Language Models for Electronic Design Automation","created":"2023-12-28","cited_by_count":40,"area":null},{"id":"2407.10424","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","created":"2024-07-15","cited_by_count":38,"area":null},{"id":"2503.00205","title":"AnalogGenie: A Generative Engine for Automatic Discovery of Analog Circuit Topologies","created":"2025-02-28","cited_by_count":37,"area":null},{"id":"2403.11202","title":"Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework","created":"2024-03-17","cited_by_count":36,"area":null},{"id":"2407.18333","title":"AutoVCoder: A Systematic Framework for Automated Verilog Code Generation using LLMs","created":"2024-07-21","cited_by_count":36,"area":null},{"id":"2405.12130","title":"MoRA: High-Rank Updating for Parameter-Efficient Fine-Tuning","created":"2024-05-20","cited_by_count":31,"area":null},{"id":"2409.11414","title":"RTLRewriter: Methodologies for Large Models aided RTL Code Optimization","created":"2024-09-04","cited_by_count":31,"area":null},{"id":"2412.07822","title":"MAGE: A Multi-Agent Engine for Automated RTL Code Generation","created":"2024-12-10","cited_by_count":31,"area":"agents"},{"id":"2407.15353","title":"Customized Retrieval Augmented Generation and Benchmarking for EDA Tool Documentation QA","created":"2024-07-22","cited_by_count":28,"area":"rag"},{"id":"2403.11671","title":"HDLdebugger: Streamlining HDL debugging with Large Language Models","created":"2024-03-18","cited_by_count":26,"area":null},{"id":"2405.17378","title":"RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects","created":"2024-05-27","cited_by_count":26,"area":null},{"id":"2410.21418","title":"Large Language Models for Manufacturing","created":"2024-10-28","cited_by_count":24,"area":null},{"id":"2502.15832","title":"DeepRTL: Bridging Verilog Understanding and Generation with a Unified Representation Model","created":"2025-02-20","cited_by_count":23,"area":null},{"id":"2405.07061","title":"LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust","created":"2024-05-11","cited_by_count":20,"area":null},{"id":"2503.17604","title":"OmniScience: A Domain-Specialized LLM for Scientific Reasoning and Discovery","created":"2025-03-22","cited_by_count":20,"area":"lr"},{"id":"2404.08806","title":"CreativEval: Evaluating Creativity of LLM-Based Hardware Code Generation","created":"2024-04-12","cited_by_count":19,"area":null},{"id":"2411.11856","title":"Automatically Improving LLM-based Verilog Generation using EDA Tool Feedback","created":"2024-11-01","cited_by_count":19,"area":null},{"id":"2412.06947","title":"PyraNet: A Multi-Layered Hierarchical Dataset for Verilog","created":"2024-12-09","cited_by_count":19,"area":null},{"id":"2412.19824","title":"AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models","created":"2024-12-17","cited_by_count":18,"area":null},{"id":"2505.13479","title":"RTL++: Graph-enhanced LLM for RTL Code Generation","created":"2025-05-11","cited_by_count":18,"area":null},{"id":"2503.16528","title":"HDLCoRe: A Training-Free Framework for Mitigating Hallucinations in LLM-Generated HDL","created":"2025-03-18","cited_by_count":17,"area":"rag"},{"id":"2504.10369","title":"SymRTLO: Enhancing RTL Code Optimization with LLMs and Neuron-Inspired Symbolic Reasoning","created":"2025-04-14","cited_by_count":16,"area":"lr"},{"id":"2505.11849","title":"VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generation","created":"2025-05-17","cited_by_count":16,"area":"lr"},{"id":"2406.04379","title":"VHDL-Eval: A Framework for Evaluating Large Language Models in VHDL Code Generation","created":"2024-06-06","cited_by_count":15,"area":null},{"id":"2407.07858","title":"FACTS About Building Retrieval Augmented Generation-based Chatbots","created":"2024-07-10","cited_by_count":15,"area":"rag"},{"id":"2409.11411","title":"AIvril: AI-Driven RTL Generation With Verification In-The-Loop","created":"2024-09-03","cited_by_count":15,"area":null},{"id":"2409.17126","title":"Blox-Net: Generative Design-for-Robot-Assembly Using VLM Supervision, Physics Simulation, and a Robot with Reset","created":"2024-09-25","cited_by_count":15,"area":null},{"id":"2410.05437","title":"ESPACE: Dimensionality Reduction of Activations for Model Compression","created":"2024-10-07","cited_by_count":15,"area":null},{"id":"2411.01492","title":"EEE-Bench: A Comprehensive Multimodal Electrical And Electronics Engineering Benchmark","created":"2024-11-03","cited_by_count":15,"area":"mllm"},{"id":"2411.17569","title":"RTL-Breaker: Assessing the Security of LLMs against Backdoor Attacks on HDL Code Generation","created":"2024-11-26","cited_by_count":15,"area":"safety"},{"id":"2508.02518","title":"AnalogCoder-Pro: Unifying Analog Circuit Generation and Optimization via Multi-modal LLMs","created":"2025-08-04","cited_by_count":15,"area":null},{"id":"2510.27617","title":"VeriMoA: A Mixture-of-Agents Framework for Spec-to-HDL Generation","created":"2025-10-31","cited_by_count":15,"area":"agents"},{"id":"2406.06575","title":"Ask-EDA: A Design Assistant Empowered by LLM, Hybrid RAG and Abbreviation De-hallucination","created":"2024-06-03","cited_by_count":14,"area":null},{"id":"2506.08332","title":"ORFS-agent: Tool-Using Agents for Chip Design Optimization","created":"2025-06-10","cited_by_count":14,"area":"agents"},{"id":"2507.16200","title":"RealBench: Benchmarking Verilog Generation Models with Real-World IP Designs","created":"2025-07-22","cited_by_count":14,"area":null},{"id":"2405.06676","title":"EDA Corpus: A Large Language Model Dataset for Enhanced Interaction with OpenROAD","created":"2024-05-04","cited_by_count":13,"area":null},{"id":"2406.05250","title":"LLM-Enhanced Bayesian Optimization for Efficient Analog Layout Constraint Generation","created":"2024-06-07","cited_by_count":13,"area":null},{"id":"2504.15659","title":"VeriCoder: Enhancing LLM-Based RTL Code Generation through Functional Correctness Validation","created":"2025-04-22","cited_by_count":13,"area":null},{"id":"2502.10857","title":"Divergent Thoughts toward One Goal: LLM-based Multi-Agent Collaboration System for Electronic Design Automation","created":"2025-02-15","cited_by_count":12,"area":"lr"},{"id":"2503.13572","title":"VeriContaminated: Assessing LLM-Driven Verilog Coding for Data Contamination","created":"2025-03-17","cited_by_count":12,"area":null},{"id":"2506.02089","title":"SALAD: Systematic Assessment of Machine Unlearning on LLM-Aided Hardware Design","created":"2025-06-02","cited_by_count":12,"area":"safety"},{"id":"2602.10218","title":"ACE-RTL: When Agentic Context Evolution Meets RTL-Specialized LLMs","created":"2026-02-10","cited_by_count":12,"area":"agents"},{"id":"2503.13116","title":"VeriLeaky: Navigating IP Protection vs Utility in Fine-Tuning for LLM-Driven Verilog Coding","created":"2025-03-17","cited_by_count":11,"area":null},{"id":"2401.07284","title":"Improving Domain Adaptation through Extended-Text Reading Comprehension","created":"2024-01-14","cited_by_count":10,"area":null},{"id":"2406.09606","title":"Cross-Modality Program Representation Learning for Electronic Design Automation with High-Level Synthesis","created":"2024-06-13","cited_by_count":10,"area":null},{"id":"2406.14319","title":"LiveMind: Low-latency Large Language Models with Simultaneous Inference","created":"2024-06-20","cited_by_count":10,"area":null},{"id":"2410.23299","title":"FVEval: Understanding Language Model Capabilities in Formal Verification of Digital Hardware","created":"2024-10-15","cited_by_count":10,"area":null},{"id":"2503.08923","title":"Enhancing Large Language Models for Hardware Verification: A Novel SystemVerilog Assertion Dataset","created":"2025-03-11","cited_by_count":10,"area":null},{"id":"2407.12022","title":"ITERTL: An Iterative Framework for Fine-tuning LLMs for RTL Code Generation","created":"2024-06-28","cited_by_count":9,"area":null},{"id":"2504.01986","title":"TuRTLe: A Unified Evaluation of LLMs for RTL Generation","created":"2025-03-31","cited_by_count":9,"area":null},{"id":"2507.19570","title":"MCP4EDA: LLM-Powered Model Context Protocol RTL-to-GDSII Automation with Backend Aware Synthesis Optimization","created":"2025-07-25","cited_by_count":9,"area":"agents"},{"id":"2509.04905","title":"Revolution or Hype? Seeking the Limits of Large Models in Hardware Design","created":"2025-09-05","cited_by_count":9,"area":null},{"id":"2405.02326","title":"Evaluating LLMs for Hardware Design and Test","created":"2024-04-23","cited_by_count":8,"area":null},{"id":"2406.10903","title":"New Solutions on LLM Acceleration, Optimization, and Application","created":"2024-06-16","cited_by_count":7,"area":null},{"id":"2408.16018","title":"SPICED: Syntactical Bug and Trojan Pattern Identification in A/MS Circuits using LLM-Enhanced Detection","created":"2024-08-25","cited_by_count":7,"area":null},{"id":"2411.16111","title":"LLMPirate: LLMs for Black-box Hardware IP Piracy","created":"2024-11-25","cited_by_count":7,"area":null},{"id":"2504.08862","title":"RTLRepoCoder: Repository-Level RTL Code Completion through the Combination of Fine-Tuning and Retrieval Augmentation","created":"2025-04-11","cited_by_count":7,"area":"rag"},{"id":"2505.22990","title":"MenTeR: A fully-automated Multi-agenT workflow for end-to-end RF/Analog Circuits Netlist Design","created":"2025-05-29","cited_by_count":7,"area":null},{"id":"2508.14123","title":"AI Agents for Photonic Integrated Circuit Design Automation","created":"2025-08-18","cited_by_count":7,"area":"agents"},{"id":"2407.18690","title":"Collaborative Evolving Strategy for Automatic Data-Centric Development","created":"2024-07-26","cited_by_count":6,"area":null},{"id":"2410.20297","title":"Fine-Tuning and Evaluating Open-Source Large Language Models for the Army Domain","created":"2024-10-27","cited_by_count":6,"area":null},{"id":"2412.19819","title":"ChipAlign: Instruction Alignment in Large Language Models for Chip Design via Geodesic Interpolation","created":"2024-12-15","cited_by_count":6,"area":null},{"id":"2504.17801","title":"Evolution of Optimization Algorithms for Global Placement via Large Language Models","created":"2025-04-18","cited_by_count":6,"area":null},{"id":"2507.19525","title":"MMCircuitEval: A Comprehensive Multimodal Circuit-Focused Benchmark for Evaluating LLMs","created":"2025-07-20","cited_by_count":6,"area":"mllm"},{"id":"2508.01012","title":"AutoEDA: Enabling EDA Flow Automation through Microservice-Based LLM Agents","created":"2025-08-01","cited_by_count":6,"area":"agents"},{"id":"2606.28279","title":"Agentic Hardware Design as Repository-Level Code Evolution","created":"2026-06-26","cited_by_count":6,"area":"agents"},{"id":"2510.15899","title":"LLM-VeriPPA: Power, Performance, and Area Optimization aware Verilog Code Generation with Large Language Models","created":"2025-09-10","cited_by_count":5,"area":null},{"id":"2512.11611","title":"Using GUI Agent for Electronic Design Automation","created":"2025-12-12","cited_by_count":5,"area":"agents"},{"id":"2601.13864","title":"HardSecBench: Benchmarking the Security Awareness of LLMs for Hardware Code Generation","created":"2026-01-20","cited_by_count":5,"area":null},{"id":"2403.02712","title":"Breeze-7B Technical Report","created":"2024-03-05","cited_by_count":4,"area":null},{"id":"2405.16579","title":"Automatically Generating Numerous Context-Driven SFT Data for LLMs across Diverse Granularity","created":"2024-05-26","cited_by_count":4,"area":null},{"id":"2406.04699","title":"Logic Synthesis with Generative Deep Neural Networks","created":"2024-06-07","cited_by_count":4,"area":null},{"id":"2407.02960","title":"ObfuscaTune: Obfuscated Offsite Fine-tuning and Inference of Proprietary LLMs on Private Datasets","created":"2024-07-03","cited_by_count":4,"area":null},{"id":"2410.03845","title":"ORAssistant: A Custom RAG-based Conversational Assistant for OpenROAD","created":"2024-10-04","cited_by_count":4,"area":null},{"id":"2411.13802","title":"SemiKong: Curating, Training, and Evaluating A Semiconductor Industry-Specific Large Language Model","created":"2024-11-21","cited_by_count":4,"area":null},{"id":"2501.01892","title":"QuArch: A Question-Answering Dataset for AI Agents in Computer Architecture","created":"2025-01-03","cited_by_count":4,"area":"agents"},{"id":"2503.09032","title":"Teaching LLMs How to Learn with Contextual Fine-Tuning","created":"2025-03-12","cited_by_count":4,"area":null},{"id":"2606.12683","title":"From AGI to ASI","created":"2026-06-10","cited_by_count":4,"area":null},{"id":"2404.07235","title":"LLM-aided explanations of EDA synthesis errors","created":"2024-04-07","cited_by_count":3,"area":null},{"id":"2407.18326","title":"Classification-Based Automatic HDL Code Generation Using LLMs","created":"2024-07-04","cited_by_count":3,"area":null},{"id":"2411.00843","title":"The Graph's Apprentice: Teaching an LLM Low Level Knowledge for Circuit Quality Estimation","created":"2024-10-30","cited_by_count":3,"area":null},{"id":"2412.15891","title":"TelcoLM: collecting data, adapting, and benchmarking language models for the telecommunication domain","created":"2024-12-20","cited_by_count":3,"area":null},{"id":"2506.19993","title":"CoVE: Compressed Vocabulary Expansion Makes Better LLM-based Recommender Systems","created":"2025-06-24","cited_by_count":3,"area":null},{"id":"2510.22087","title":"QuArch: A Benchmark for Evaluating LLM Reasoning in Computer Architecture","created":"2025-10-24","cited_by_count":3,"area":"lr"},{"id":"2601.06268","title":"Automated QoR improvement in OpenROAD with coding agents","created":"2026-01-09","cited_by_count":3,"area":"agents"},{"id":"2601.19747","title":"Veri-Sure: A Contract-Aware Multi-Agent Framework with Temporal Tracing and Formal Verification for Correct RTL Code Generation","created":"2026-01-27","cited_by_count":3,"area":"agents"},{"id":"2602.04195","title":"Semantic Consensus Decoding: Backdoor Defense for Verilog Code Generation","created":"2026-02-04","cited_by_count":3,"area":"safety"},{"id":"2604.15001","title":"COEVO: Co-Evolutionary Framework for Joint Functional Correctness and PPA Optimization in LLM-Based RTL Generation","created":"2026-04-16","cited_by_count":3,"area":null},{"id":"2408.12775","title":"Intelligent OPC Engineer Assistant for Semiconductor Manufacturing","created":"2024-08-23","cited_by_count":2,"area":null},{"id":"2410.19096","title":"Watermarking Large Language Models and the Generated Content: Opportunities and Challenges","created":"2024-10-24","cited_by_count":2,"area":"safety"},{"id":"2412.08490","title":"SuperCode: Sustainability PER AI-driven CO-DEsign","created":"2024-12-11","cited_by_count":2,"area":null},{"id":"2502.17439","title":"Large Language Models as Realistic Microservice Trace Generators","created":"2024-12-16","cited_by_count":2,"area":null}],"next_cursor":"100"}