{"total":49,"rows":[{"id":"2504.03723","title":"VFlow: Discovering Optimal Agentic Workflows for Verilog Generation","created":"2025-03-30","cited_by_count":19,"area":"agents"},{"id":"2602.10218","title":"ACE-RTL: When Agentic Context Evolution Meets RTL-Specialized LLMs","created":"2026-02-10","cited_by_count":12,"area":"agents"},{"id":"2505.12188","title":"LLM-DSE: Searching Accelerator Parameters with LLM Agents","created":"2025-05-18","cited_by_count":10,"area":"agents"},{"id":"2412.11014","title":"CoopetitiveV: Leveraging LLM-powered Coopetitive Multi-Agent Prompting for High-quality Verilog Generation","created":"2024-12-15","cited_by_count":9,"area":"agents"},{"id":"2507.19570","title":"MCP4EDA: LLM-Powered Model Context Protocol RTL-to-GDSII Automation with Backend Aware Synthesis Optimization","created":"2025-07-25","cited_by_count":9,"area":"agents"},{"id":"2604.14709","title":"HWE-Bench: Benchmarking LLM Agents on Real-World Hardware Bug Repair Tasks","created":"2026-04-16","cited_by_count":8,"area":"agents"},{"id":"2604.14989","title":"Dr. RTL: Autonomous Agentic RTL Optimization through Tool-Grounded Self-Improvement","created":"2026-04-16","cited_by_count":6,"area":"agents"},{"id":"2606.28279","title":"Agentic Hardware Design as Repository-Level Code Evolution","created":"2026-06-26","cited_by_count":6,"area":"agents"},{"id":"2512.11611","title":"Using GUI Agent for Electronic Design Automation","created":"2025-12-12","cited_by_count":5,"area":"agents"},{"id":"2602.16953","title":"LLM4Cov: Execution-Aware Agentic Learning for High-coverage Testbench Generation","created":"2026-02-18","cited_by_count":5,"area":"agents"},{"id":"2501.01892","title":"QuArch: A Question-Answering Dataset for AI Agents in Computer Architecture","created":"2025-01-03","cited_by_count":4,"area":"agents"},{"id":"2601.04505","title":"CircuitLM: A Multi-Agent LLM-Aided Design Framework for Generating Circuit Schematics from Natural Language Prompts","created":"2026-01-08","cited_by_count":4,"area":"agents"},{"id":"2509.20182","title":"Automated Multi-Agent Workflows for RTL Design","created":"2025-09-24","cited_by_count":3,"area":"agents"},{"id":"2604.16321","title":"LLM-Based Multi-Agent Systems for Code Generation: A Multi-Vocal Literature Review","created":"2026-02-25","cited_by_count":3,"area":"agents"},{"id":"2605.21810","title":"Trace2Skill: Verifier-Guided Skill Evolution for Long-Context EDA Agents","created":"2026-05-20","cited_by_count":3,"area":"agents"},{"id":"2508.15940","title":"ASIC-Agent: An Autonomous Multi-Agent System for ASIC Design with Benchmark Evaluation","created":"2025-08-21","cited_by_count":2,"area":"agents"},{"id":"2603.17204","title":"CODMAS: A Dialectic Multi-Agent Collaborative Framework for Structured RTL Optimization","created":"2026-03-17","cited_by_count":2,"area":"agents"},{"id":"2605.06936","title":"Bridging the Last Mile of Circuit Design: PostEDA-Bench, a Hierarchical Benchmark for PPA Convergence and DRC Fixing","created":"2026-05-07","cited_by_count":2,"area":"agents"},{"id":"2605.15537","title":"RTL-BenchMT: Dynamic Maintenance of RTL Generation Benchmark Through Agent-Assisted Analysis and Revision","created":"2026-05-15","cited_by_count":2,"area":"agents"},{"id":"2504.14625","title":"Towards Optimal Circuit Generation: Multi-Agent Collaboration Meets Collective Intelligence","created":"2025-04-20","cited_by_count":1,"area":"agents"},{"id":"2508.14053","title":"MAHL: Multi-Agent LLM-Guided Hierarchical Chiplet Design with Adaptive Debugging","created":"2025-08-08","cited_by_count":1,"area":"agents"},{"id":"2512.05073","title":"David vs. Goliath: Can Small Models Win Big with Agentic AI in Hardware Design?","created":"2025-12-04","cited_by_count":1,"area":"agents"},{"id":"2603.19347","title":"Exploring the Agentic Frontier of Verilog Code Generation","created":"2026-03-19","cited_by_count":1,"area":"agents"},{"id":"2605.15226","title":"Is Agentic AI Ready for Real-World Hardware Engineering? A Deep Dive with Phoenix-bench","created":"2026-05-13","cited_by_count":1,"area":"agents"},{"id":"2606.28409","title":"Evidence-Driven LLM Agent for C-to-Synthesizable-C Conversion and Verification","created":"2026-06-25","cited_by_count":1,"area":"agents"},{"id":"2608.30659","title":"LLM-based Hardware Development with Hierarchical IRs and End-to-End Multi-Agent Workflow","created":"2026-08-31","cited_by_count":1,"area":"agents"},{"id":"2501.00642","title":"Enabling New HDLs with Agents","created":"2024-12-31","cited_by_count":0,"area":"agents"},{"id":"2508.10904","title":"A2H-MAS: An Algorithm-to-HLS Multi-Agent System for Automated and Reliable FPGA Implementation","created":"2025-07-29","cited_by_count":0,"area":"agents"},{"id":"2511.03934","title":"PEFA-AI: Advancing Open-source LLMs for RTL generation using Progressive Error Feedback Agentic-AI","created":"2025-11-06","cited_by_count":0,"area":"agents"},{"id":"2512.21613","title":"AMS-IO-Bench and AMS-IO-Agent: Benchmarking and Structured Reasoning for Analog and Mixed-Signal Integrated Circuit Input/Output Design","created":"2025-12-25","cited_by_count":0,"area":"agents"},{"id":"2604.19856","title":"ChipCraftBrain: Validation-First RTL Generation via Multi-Agent Orchestration","created":"2026-04-21","cited_by_count":0,"area":"agents"},{"id":"2606.19795","title":"Agentic Electronic Design Automation: A Handoff Perspective","created":"2026-06-18","cited_by_count":0,"area":"agents"},{"id":"2607.09616","title":"LLM for EDA in Front-End Design: Challenges and Opportunities","created":"2026-07-10","cited_by_count":0,"area":"agents"},{"id":"2607.16632","title":"CLOSER-Bench: Evaluating Budgeted Cross-Stage Design Closure for Hardware Agents","created":"2026-07-18","cited_by_count":0,"area":"agents"},{"id":"2607.17528","title":"Can AI Agents Really Complete RTL-to-GDS? Lessons from Benchmarking Tool-Interactive EDA Workflows","created":"2026-07-20","cited_by_count":0,"area":"agents"},{"id":"2607.25283","title":"ContractHIL-HLS: Contract-Aligned Multi-Agent Workflow with Hardware-in-the-Loop Feedback for HLS Design","created":"2026-07-28","cited_by_count":0,"area":"agents"},{"id":"2607.28877","title":"Open-Source LLM-Driven Formal Verification: A Multi-Agent Pipeline for RTL Repair","created":"2026-07-30","cited_by_count":0,"area":"agents"},{"id":"2608.02878","title":"VeriTrace: Human-Like Temporal Exploration Completes Agentic Action Space","created":"2026-08-03","cited_by_count":0,"area":"agents"},{"id":"2608.16934","title":"SeqFeed: Improving Agentic RTL Code Generation with Sequential Behavior Feedback","created":"2026-08-09","cited_by_count":0,"area":"agents"},{"id":"2608.24946","title":"MacroAgent: Regularity-Aware Macro Legalization with LLM-Agent-Designed Contour Algorithms","created":"2026-08-24","cited_by_count":0,"area":"agents"},{"id":"2608.27148","title":"AgentDV: Closed-Loop Agentic AI for Hardware Design Verification","created":"2026-08-27","cited_by_count":0,"area":"agents"},{"id":"2609.21157","title":"Can Agents Design Better Chips with a Higher Level Abstraction?","created":"2026-09-17","cited_by_count":0,"area":"agents"},{"id":"2609.23363","title":"TicTacBench: Benchmarking Timing Closure Capabilities of Coding Agents","created":"2026-09-20","cited_by_count":0,"area":"agents"},{"id":"2609.27067","title":"ChipMEM: Verification-Grounded Memory for EDA Agents","created":"2026-09-22","cited_by_count":0,"area":"agents"},{"id":"2609.33356","title":"Long-Horizon Analog Design Bench: Benchmarking Agents on Hours-Long Analog and Mixed-Signal Circuit Design Tasks","created":"2026-09-27","cited_by_count":0,"area":"agents"},{"id":"2609.36161","title":"From Dead Code and Static Requirements to Working Engines: Software Revival with Coding Agents","created":"2026-09-28","cited_by_count":0,"area":"agents"},{"id":"2610.05037","title":"SparseCraft: Agentic Hardware-Software Co-Optimization for Sparse Computing","created":"2026-10-04","cited_by_count":0,"area":"agents"},{"id":"2610.10129","title":"When Algorithmic Exploration Becomes Cheap: A Case Study of Agentic Research in EDA","created":"2026-10-07","cited_by_count":0,"area":"agents"},{"id":"2610.11447","title":"Closed-loop evaluation of LLM agents for embedded software development","created":"2026-10-08","cited_by_count":0,"area":"agents"}],"next_cursor":null}