{"total":29,"rows":[{"id":"2410.11112","title":"Differentiable Weightless Neural Networks","created":"2024-10-14","cited_by_count":28,"area":null},{"id":"2403.00849","title":"NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions","created":"2024-02-29","cited_by_count":21,"area":null},{"id":"2504.00592","title":"NeuraLUT-Assemble: Hardware-aware Assembling of Sub-Neural Networks for Efficient LUT Inference","created":"2025-04-01","cited_by_count":14,"area":null},{"id":"2512.12850","title":"KANEL\\'E: Kolmogorov-Arnold Networks for Efficient LUT-based Evaluation","created":"2025-12-14","cited_by_count":13,"area":null},{"id":"2406.04910","title":"PolyLUT-Add: FPGA-based LUT Inference with Wide Inputs","created":"2024-06-07","cited_by_count":12,"area":null},{"id":"2510.03250","title":"Light Differentiable Logic Gate Networks","created":"2025-09-26","cited_by_count":9,"area":null},{"id":"2501.08043","title":"PolyLUT: Ultra-low Latency Polynomial Inference with Hardware-Aware Structured Pruning","created":"2025-01-14","cited_by_count":8,"area":null},{"id":"2412.18579","title":"ReducedLUT: Table Decomposition with \"Don't Care\" Conditions","created":"2024-12-24","cited_by_count":7,"area":null},{"id":"2511.00812","title":"LL-ViT: Edge Deployable Vision Transformers with Look Up Table Neurons","created":"2025-11-02","cited_by_count":3,"area":null},{"id":"2411.11852","title":"LUTMUL: Exceed Conventional FPGA Roofline Limit by LUT-based Efficient Multiplication for Neural Network Inference","created":"2024-11-01","cited_by_count":2,"area":null},{"id":"2503.12829","title":"SparseLUT: Sparse Connectivity Optimization for Lookup Table-based Deep Neural Networks","created":"2025-03-17","cited_by_count":2,"area":null},{"id":"2602.03527","title":"WARP Logic Neural Networks","created":"2026-02-03","cited_by_count":2,"area":null},{"id":"2607.09399","title":"Fully Trainable Deep Differentiable Logic Gate Networks and Lookup Table Networks","created":"2026-07-10","cited_by_count":2,"area":null},{"id":"2502.07823","title":"Runtime Tunable Tsetlin Machines for Edge Inference on eFPGAs","created":"2025-02-10","cited_by_count":1,"area":null},{"id":"2508.17069","title":"Optimizing Neural Networks with Learnable Non-Linear Activation Functions via Lookup-Based FPGA Acceleration","created":"2025-08-23","cited_by_count":1,"area":null},{"id":"2601.11433","title":"Inter-patient ECG Arrhythmia Classification with LGNs and LUTNs","created":"2026-01-16","cited_by_count":1,"area":null},{"id":"2601.19940","title":"Continuous-Flow Data-Rate-Aware CNN Inference on FPGA","created":"2026-01-16","cited_by_count":1,"area":null},{"id":"2602.07400","title":"BitLogic: Training Framework for Gradient-Based FPGA-Native Neural Networks","created":"2026-02-07","cited_by_count":1,"area":null},{"id":"2607.08427","title":"FPGN: Redefining Ultra-Fast Programmable Gate-based Neural Acceleration with Differentiable LUTs","created":"2026-07-09","cited_by_count":1,"area":null},{"id":"2411.01818","title":"Shrinking the Giant : Quasi-Weightless Transformers for Low Energy Inference","created":"2024-11-04","cited_by_count":0,"area":null},{"id":"2601.08044","title":"LUT-Compiled Kolmogorov-Arnold Networks for Lightweight DoS Detection on IoT Edge Devices","created":"2026-01-12","cited_by_count":0,"area":null},{"id":"2601.09773","title":"Enhancing LUT-based Deep Neural Networks Inference through Architecture and Connectivity Optimization","created":"2026-01-14","cited_by_count":0,"area":null},{"id":"2603.08726","title":"Data-Rate-Aware High-Speed CNN Inference on FPGAs","created":"2026-02-18","cited_by_count":0,"area":null},{"id":"2603.22770","title":"From Arithmetic to Logic: The Resilience of Logic and Lookup-Based Neural Networks Under Parameter Bit-Flips","created":"2026-03-24","cited_by_count":0,"area":null},{"id":"2605.08657","title":"Fitting Multilinear Polynomials for Logic Gate Networks","created":"2026-05-09","cited_by_count":0,"area":null},{"id":"2608.00720","title":"CascadeLUT: Information-Ordered Streaming Inference for Bandwidth-Constrained FPGAs","created":"2026-08-01","cited_by_count":0,"area":null},{"id":"2608.20497","title":"Bern2Edge: A Neurosymbolic Compiler for Edge Deployment via Bernstein Polynomial Networks","created":"2026-08-20","cited_by_count":0,"area":null},{"id":"2609.09254","title":"DiffLUT-Net: Differentiable Training of FPGA LUT Networks with Learnable Connectivity","created":"2026-09-08","cited_by_count":0,"area":null},{"id":"2609.32854","title":"Logic Gate Networks and Lookup Table Networks as Lightweight Hardware Classifiers for Inter-patient ECG Arrhythmia Classification","created":"2026-09-26","cited_by_count":0,"area":null}],"next_cursor":null}