{"total":58,"rows":[{"id":"2405.14918","title":"AnalogCoder: Analog Circuit Design via Training-Free Code Generation","created":"2024-05-23","cited_by_count":84,"area":null},{"id":"2503.00205","title":"AnalogGenie: A Generative Engine for Automatic Discovery of Analog Circuit Topologies","created":"2025-02-28","cited_by_count":37,"area":null},{"id":"2412.19824","title":"AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models","created":"2024-12-17","cited_by_count":18,"area":null},{"id":"2411.13560","title":"AMSnet-KG: A Netlist Dataset for LLM-based AMS Circuit Auto-Design Using Knowledge Graph RAG","created":"2024-11-07","cited_by_count":16,"area":null},{"id":"2508.02518","title":"AnalogCoder-Pro: Unifying Analog Circuit Generation and Optimization via Multi-modal LLMs","created":"2025-08-04","cited_by_count":15,"area":null},{"id":"2506.03122","title":"AUTOCIRCUIT-RL: Reinforcement Learning-Driven LLM for Automated Circuit Topology Generation","created":"2025-06-03","cited_by_count":11,"area":null},{"id":"2407.20912","title":"What Are Good Positional Encodings for Directed Graphs?","created":"2024-07-30","cited_by_count":8,"area":null},{"id":"2411.02322","title":"LayerDAG: A Layerwise Autoregressive Diffusion Model for Directed Acyclic Graph Generation","created":"2024-11-04","cited_by_count":8,"area":"diffusion"},{"id":"2508.08137","title":"MuaLLM: A Multimodal Large Language Model Agent for Circuit Design Assistance with Hybrid Contextual Retrieval-Augmented Generation","created":"2025-08-11","cited_by_count":8,"area":"mllm"},{"id":"2505.21923","title":"FALCON: An ML Framework for Fully Automated Layout-Constrained Analog Circuit Design","created":"2025-05-28","cited_by_count":5,"area":null},{"id":"2603.23910","title":"AnalogAgent: Self-Improving Analog Circuit Design Automation with LLM Agents","created":"2026-03-25","cited_by_count":4,"area":"agents"},{"id":"2402.07268","title":"Highly Accurate Disease Diagnosis and Highly Reproducible Biomarker Identification with PathFormer","created":"2024-02-11","cited_by_count":3,"area":null},{"id":"2506.18424","title":"A Large Language Model-based Multi-Agent Framework for Analog Circuits' Sizing Relationships Extraction","created":"2025-06-23","cited_by_count":3,"area":null},{"id":"2509.22339","title":"CircuitSense: A Hierarchical MLLM Benchmark Bridging Visual Comprehension and Symbolic Reasoning in Engineering Design Process","created":"2025-09-26","cited_by_count":3,"area":"lr"},{"id":"2601.19439","title":"OSIRIS: Bridging Analog Circuit Design and Machine Learning with Scalable Dataset Generation","created":"2026-01-27","cited_by_count":3,"area":null},{"id":"2402.01076","title":"DoseGNN: Improving the Performance of Deep Learning Models in Adaptive Dose-Volume Histogram Prediction through Graph Neural Networks","created":"2024-02-02","cited_by_count":2,"area":null},{"id":"2408.09858","title":"ShortCircuit: AlphaZero-Driven Circuit Design","created":"2024-08-19","cited_by_count":2,"area":null},{"id":"2410.00995","title":"CktGen: Automated Analog Circuit Design with Generative Artificial Intelligence","created":"2024-10-01","cited_by_count":2,"area":null},{"id":"2411.13890","title":"GraCo -- A Graph Composer for Integrated Circuits","created":"2024-11-21","cited_by_count":2,"area":null},{"id":"2502.08949","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","created":"2025-02-13","cited_by_count":2,"area":null},{"id":"2511.07658","title":"ZeroSim: Zero-Shot Analog Circuit Evaluation with Unified Transformer Embeddings","created":"2025-11-10","cited_by_count":2,"area":null},{"id":"2605.05773","title":"CircuitFormer: A Circuit Language Model for Analog Topology Design from Natural Language Prompt","created":"2026-05-07","cited_by_count":2,"area":"mechinterp"},{"id":"2410.06460","title":"A Benchmark on Directed Graph Representation Learning in Hardware Designs","created":"2024-10-09","cited_by_count":1,"area":null},{"id":"2503.11658","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","created":"2025-02-05","cited_by_count":1,"area":null},{"id":"2506.01497","title":"SPICEMixer - Netlist-Level Circuit Evolution","created":"2025-06-02","cited_by_count":1,"area":null},{"id":"2506.06127","title":"Flow-Attentional Graph Neural Networks","created":"2025-06-06","cited_by_count":1,"area":null},{"id":"2506.10577","title":"Graph Neural Networks for Automatic Addition of Optimizing Components in Printed Circuit Board Schematics","created":"2025-06-12","cited_by_count":1,"area":null},{"id":"2508.10409","title":"Dataset Construction for Training LLM to Learn Analog Circuit Knowledge","created":"2025-08-14","cited_by_count":1,"area":null},{"id":"2512.05341","title":"When Forgetting Builds Reliability: LLM Unlearning for Reliable Hardware Code Generation","created":"2025-12-05","cited_by_count":1,"area":"safety"},{"id":"2512.22435","title":"AnalogSAGE: Self-evolving Analog Design Multi-Agents with Stratified Memory and Grounded Experience","created":"2025-12-27","cited_by_count":1,"area":"agents"},{"id":"2601.21984","title":"PowerGenie: Analytically-Guided Evolutionary Discovery of Superior Reconfigurable Power Converters","created":"2026-01-29","cited_by_count":1,"area":null},{"id":"2602.12402","title":"AstRL: Analog and Mixed-Signal Circuit Synthesis with Deep Reinforcement Learning","created":"2026-02-12","cited_by_count":1,"area":"deeprl"},{"id":"2603.29068","title":"ARCS: Autoregressive Circuit Synthesis with Topology-Aware Graph Attention and Spec Conditioning","created":"2026-03-30","cited_by_count":1,"area":null},{"id":"2604.08810","title":"R2G: A Multi-View Circuit Graph Benchmark Suite from RTL to GDSII","created":"2026-04-09","cited_by_count":1,"area":null},{"id":"2309.00738","title":"Rethinking the Power of Graph Canonization in Graph Representation Learning with Stability","created":"2023-09-01","cited_by_count":0,"area":null},{"id":"2309.16022","title":"GNNHLS: Evaluating Graph Neural Network Inference via High-Level Synthesis","created":"2023-09-27","cited_by_count":0,"area":null},{"id":"2402.07167","title":"Large-Language-Model Empowered Dose Volume Histogram Prediction for Intensity Modulated Radiotherapy","created":"2024-02-11","cited_by_count":0,"area":null},{"id":"2505.22949","title":"Directed Graph Grammars for Sequence-based Learning","created":"2025-05-29","cited_by_count":0,"area":null},{"id":"2506.08029","title":"Inverse Design in Distributed Circuits Using Single-Step Reinforcement Learning","created":"2025-06-02","cited_by_count":0,"area":"deeprl"},{"id":"2507.15104","title":"AnalogFed: Privacy-Preserving Discovery of Analog Circuits at Scale with Federated Generative AI","created":"2025-07-20","cited_by_count":0,"area":null},{"id":"2507.19518","title":"Target Circuit Matching in Large-Scale Netlists using GNN-Based Region Prediction","created":"2025-07-18","cited_by_count":0,"area":null},{"id":"2509.13735","title":"State Space Models over Directed Graphs","created":"2025-09-17","cited_by_count":0,"area":null},{"id":"2601.04054","title":"LinkD: AutoRegressive Diffusion Model for Mechanical Linkage Synthesis","created":"2026-01-07","cited_by_count":0,"area":"diffusion"},{"id":"2602.11461","title":"EM-Aware Physical Synthesis: Neural Inductor Modeling and Intelligent Placement & Routing for RF Circuits","created":"2026-02-12","cited_by_count":0,"area":null},{"id":"2603.24101","title":"KCLNet: Electrically Equivalence-Oriented Graph Representation Learning for Analog Circuits","created":"2026-03-25","cited_by_count":0,"area":null},{"id":"2605.08291","title":"Graph Computation Meets Circuit Algebra: A Task-Aligned Analysis of Graph Neural Networks for Electronic Design Automation","created":"2026-05-08","cited_by_count":0,"area":null},{"id":"2605.20287","title":"FusionCell: Cross-Attentive Fusion of Layout Geometry and Netlist Topology for Standard-Cell Performance Prediction","created":"2026-05-19","cited_by_count":0,"area":null},{"id":"2605.30345","title":"SchGen: PCB Schematic Generation with Semantic-Grounded Code Representations","created":"2026-05-28","cited_by_count":0,"area":null},{"id":"2607.13416","title":"EXPLORE: Exploration with Guided Search for Analog Topology Generation using Language Models","created":"2026-07-15","cited_by_count":0,"area":null},{"id":"2607.16245","title":"Learning Structural Manipulability in Gate-Level Netlists Using Graph Neural Networks","created":"2026-06-26","cited_by_count":0,"area":null},{"id":"2608.12687","title":"Finding the Needle in a Haystack: Test-Time Analog Circuit Representation Adaptation for Bayesian Optimization","created":"2026-08-13","cited_by_count":0,"area":null},{"id":"2608.13472","title":"AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models","created":"2026-08-13","cited_by_count":0,"area":null},{"id":"2609.01286","title":"Analog-DB: An Agent-First Analog Integrated Circuit Database, From Blocks to Systems","created":"2026-09-01","cited_by_count":0,"area":null},{"id":"2609.33356","title":"Long-Horizon Analog Design Bench: Benchmarking Agents on Hours-Long Analog and Mixed-Signal Circuit Design Tasks","created":"2026-09-27","cited_by_count":0,"area":"agents"},{"id":"2609.36752","title":"cktFormer: Transformer-Based Approach for Automated Analog Circuit Design","created":"2026-09-29","cited_by_count":0,"area":null},{"id":"2610.03934","title":"SGAnalog: An End-to-End Circuit Benchmark from Open-Source Silicon Tapeouts","created":"2026-10-02","cited_by_count":0,"area":null},{"id":"2610.04657","title":"Path Laplacian Encodings for Directed Graphs","created":"2026-10-03","cited_by_count":0,"area":null},{"id":"2610.19508","title":"CktHGVAE: A Symmetric Design/State Heterogeneous Graph Variational Autoencoder for Transistor-level Analog/Mixed-signal Circuit Design and Analysis","created":"2026-10-14","cited_by_count":0,"area":null}],"next_cursor":null}