{"total":29,"rows":[{"id":"2506.14074","title":"Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification","created":"2025-06-17","cited_by_count":44,"area":"agents"},{"id":"2504.03723","title":"VFlow: Discovering Optimal Agentic Workflows for Verilog Generation","created":"2025-03-30","cited_by_count":19,"area":"agents"},{"id":"2510.27617","title":"VeriMoA: A Mixture-of-Agents Framework for Spec-to-HDL Generation","created":"2025-10-31","cited_by_count":15,"area":"agents"},{"id":"2602.10218","title":"ACE-RTL: When Agentic Context Evolution Meets RTL-Specialized LLMs","created":"2026-02-10","cited_by_count":12,"area":"agents"},{"id":"2508.01012","title":"AutoEDA: Enabling EDA Flow Automation through Microservice-Based LLM Agents","created":"2025-08-01","cited_by_count":6,"area":"agents"},{"id":"2606.28279","title":"Agentic Hardware Design as Repository-Level Code Evolution","created":"2026-06-26","cited_by_count":6,"area":"agents"},{"id":"2512.11611","title":"Using GUI Agent for Electronic Design Automation","created":"2025-12-12","cited_by_count":5,"area":"agents"},{"id":"2509.20182","title":"Automated Multi-Agent Workflows for RTL Design","created":"2025-09-24","cited_by_count":3,"area":"agents"},{"id":"2601.19747","title":"Veri-Sure: A Contract-Aware Multi-Agent Framework with Temporal Tracing and Formal Verification for Correct RTL Code Generation","created":"2026-01-27","cited_by_count":3,"area":"agents"},{"id":"2605.21810","title":"Trace2Skill: Verifier-Guided Skill Evolution for Long-Context EDA Agents","created":"2026-05-20","cited_by_count":3,"area":"agents"},{"id":"2508.15940","title":"ASIC-Agent: An Autonomous Multi-Agent System for ASIC Design with Benchmark Evaluation","created":"2025-08-21","cited_by_count":2,"area":"agents"},{"id":"2605.06936","title":"Bridging the Last Mile of Circuit Design: PostEDA-Bench, a Hierarchical Benchmark for PPA Convergence and DRC Fixing","created":"2026-05-07","cited_by_count":2,"area":"agents"},{"id":"2504.14625","title":"Towards Optimal Circuit Generation: Multi-Agent Collaboration Meets Collective Intelligence","created":"2025-04-20","cited_by_count":1,"area":"agents"},{"id":"2508.08709","title":"CRADLE: Conversational RTL Design Space Exploration with LLM-based Multi-Agent Systems","created":"2025-08-12","cited_by_count":1,"area":"agents"},{"id":"2508.14053","title":"MAHL: Multi-Agent LLM-Guided Hierarchical Chiplet Design with Adaptive Debugging","created":"2025-08-08","cited_by_count":1,"area":"agents"},{"id":"2512.11398","title":"AutoFSM: A Multi-agent Framework for FSM Code Generation with IR and SystemC-Based Testing","created":"2025-12-12","cited_by_count":1,"area":"agents"},{"id":"2603.19347","title":"Exploring the Agentic Frontier of Verilog Code Generation","created":"2026-03-19","cited_by_count":1,"area":"agents"},{"id":"2606.28409","title":"Evidence-Driven LLM Agent for C-to-Synthesizable-C Conversion and Verification","created":"2026-06-25","cited_by_count":1,"area":"agents"},{"id":"2508.10904","title":"A2H-MAS: An Algorithm-to-HLS Multi-Agent System for Automated and Reliable FPGA Implementation","created":"2025-07-29","cited_by_count":0,"area":"agents"},{"id":"2511.03934","title":"PEFA-AI: Advancing Open-source LLMs for RTL generation using Progressive Error Feedback Agentic-AI","created":"2025-11-06","cited_by_count":0,"area":"agents"},{"id":"2606.19795","title":"Agentic Electronic Design Automation: A Handoff Perspective","created":"2026-06-18","cited_by_count":0,"area":"agents"},{"id":"2607.25283","title":"ContractHIL-HLS: Contract-Aligned Multi-Agent Workflow with Hardware-in-the-Loop Feedback for HLS Design","created":"2026-07-28","cited_by_count":0,"area":"agents"},{"id":"2607.28877","title":"Open-Source LLM-Driven Formal Verification: A Multi-Agent Pipeline for RTL Repair","created":"2026-07-30","cited_by_count":0,"area":"agents"},{"id":"2608.02878","title":"VeriTrace: Human-Like Temporal Exploration Completes Agentic Action Space","created":"2026-08-03","cited_by_count":0,"area":"agents"},{"id":"2608.02915","title":"LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension","created":"2026-08-03","cited_by_count":0,"area":"agents"},{"id":"2608.27148","title":"AgentDV: Closed-Loop Agentic AI for Hardware Design Verification","created":"2026-08-27","cited_by_count":0,"area":"agents"},{"id":"2609.27067","title":"ChipMEM: Verification-Grounded Memory for EDA Agents","created":"2026-09-22","cited_by_count":0,"area":"agents"},{"id":"2609.33356","title":"Long-Horizon Analog Design Bench: Benchmarking Agents on Hours-Long Analog and Mixed-Signal Circuit Design Tasks","created":"2026-09-27","cited_by_count":0,"area":"agents"},{"id":"2609.36161","title":"From Dead Code and Static Requirements to Working Engines: Software Revival with Coding Agents","created":"2026-09-28","cited_by_count":0,"area":"agents"}],"next_cursor":null}