{"list":"other","total":54,"rows":[{"id":"1706.03762","title":"Attention Is All You Need","created":"2017-06-12","cited_by_count":60361},{"id":"2101.03961","title":"Switch Transformers: Scaling to Trillion Parameter Models with Simple and Efficient Sparsity","created":"2021-01-11","cited_by_count":3073},{"id":"2103.13630","title":"A Survey of Quantization Methods for Efficient Neural Network Inference","created":"2021-03-25","cited_by_count":815},{"id":"1404.7828","title":"Deep Learning in Neural Networks: An Overview","created":"2014-04-30","cited_by_count":770},{"id":"1704.04760","title":"In-Datacenter Performance Analysis of a Tensor Processing Unit","created":"2017-04-16","cited_by_count":618},{"id":"1703.09039","title":"Efficient Processing of Deep Neural Networks: A Tutorial and Survey","created":"2017-03-27","cited_by_count":434},{"id":"1502.02551","title":"Deep Learning with Limited Numerical Precision","created":"2015-02-09","cited_by_count":376},{"id":"1611.09347","title":"Quantum Machine Learning","created":"2016-11-28","cited_by_count":326},{"id":"2104.08378","title":"Accelerating Sparse Deep Neural Networks","created":"2021-04-16","cited_by_count":223},{"id":"2304.01433","title":"TPU v4: An Optically Reconfigurable Supercomputer for Machine Learning with Hardware Support for Embeddings","created":"2023-04-04","cited_by_count":202},{"id":"2004.03333","title":"Binary Neural Networks: A Survey","created":"2020-03-31","cited_by_count":190},{"id":"1612.07119","title":"FINN: A Framework for Fast, Scalable Binarized Neural Network Inference","created":"2016-12-01","cited_by_count":150},{"id":"1708.04485","title":"SCNN: An Accelerator for Compressed-sparse Convolutional Neural Networks","created":"2017-05-23","cited_by_count":135},{"id":"1910.01500","title":"MLPerf Training Benchmark","created":"2019-10-02","cited_by_count":115},{"id":"2302.14017","title":"Full Stack Optimization of Transformer Inference: a Survey","created":"2023-02-27","cited_by_count":80},{"id":"2111.14826","title":"Nonuniform-to-Uniform Quantization: Towards Accurate Quantization via Generalized Straight-Through Estimation","created":"2021-11-29","cited_by_count":79},{"id":"2003.02989","title":"TensorFlow Quantum: A Software Framework for Quantum Machine Learning","created":"2020-03-06","cited_by_count":72},{"id":"1911.09925","title":"Gemmini: Enabling Systematic Deep-Learning Architecture Evaluation via Full-Stack Integration","created":"2019-11-22","cited_by_count":63},{"id":"1912.03413","title":"Dissecting the Graphcore IPU Architecture via Microbenchmarking","created":"2019-12-07","cited_by_count":47},{"id":"1706.01406","title":"NullHop: A Flexible Convolutional Neural Network Accelerator Based on Sparse Representations of Feature Maps","created":"2017-06-05","cited_by_count":39},{"id":"2008.13006","title":"Accelerating Sparse DNN Models without Hardware-Support via Tile-Wise Sparsity","created":"2020-08-29","cited_by_count":34},{"id":"2202.05239","title":"F8Net: Fixed-Point 8-bit Only Multiplication for Network Quantization","created":"2022-02-10","cited_by_count":28},{"id":"2210.04055","title":"AI and ML Accelerator Survey and Trends","created":"2022-10-08","cited_by_count":23},{"id":"1804.06508","title":"UCNN: Exploiting Computational Reuse in Deep Neural Networks via Weight Repetition","created":"2018-04-18","cited_by_count":20},{"id":"2110.09101","title":"Vega: A 10-Core SoC for IoT End-Nodes with DNN Acceleration and Cognitive Wake-Up From MRAM-Based State-Retentive Sleep Mode","created":"2021-10-18","cited_by_count":18},{"id":"2301.10852","title":"Flexagon: A Multi-Dataflow Sparse-Sparse Matrix Multiplication Accelerator for Efficient DNN Processing","created":"2023-01-25","cited_by_count":14},{"id":"1904.08513","title":"MorphIC: A 65-nm 738k-Synapse/mm$^2$ Quad-Core Binary-Weight Digital Neuromorphic Processor with Stochastic Spike-Driven Online Learning","created":"2019-04-17","cited_by_count":13},{"id":"2004.10936","title":"PERMDNN: Efficient Compressed DNN Architecture with Permuted Diagonal Matrices","created":"2020-04-23","cited_by_count":12},{"id":"1806.01107","title":"GANAX: A Unified MIMD-SIMD Acceleration for Generative Adversarial Networks","created":"2018-05-10","cited_by_count":11},{"id":"2002.11273","title":"A Systematic Survey of General Sparse Matrix-Matrix Multiplication","created":"2020-02-26","cited_by_count":10},{"id":"1801.05997","title":"An Energy-Efficient FPGA-based Deconvolutional Neural Networks Accelerator for Single Image Super-Resolution","created":"2018-01-18","cited_by_count":8},{"id":"2204.11192","title":"RedMulE: A Compact FP16 Matrix-Multiplication Accelerator for Adaptive Deep Learning on RISC-V-Based Ultra-Low-Power SoCs","created":"2022-04-24","cited_by_count":7},{"id":"2209.01065","title":"Kraken: A Direct Event/Frame-Based Multi-sensor Fusion SoC for Ultra-Efficient Visual Processing in Nano-UAVs","created":"2022-08-18","cited_by_count":7},{"id":"1512.04295","title":"Origami: A 803 GOp/s/W Convolutional Network Accelerator","created":"2015-12-14","cited_by_count":6},{"id":"1707.02973","title":"A Reconfigurable Streaming Deep Convolutional Neural Network Accelerator for Internet of Things","created":"2017-07-08","cited_by_count":6},{"id":"2303.17954","title":"DARKSIDE: A Heterogeneous RISC-V Compute Cluster for Extreme-Edge On-Chip DNN Inference and Training","created":"2023-03-31","cited_by_count":6},{"id":"1906.00478","title":"Ara: A 1 GHz+ Scalable and Energy-Efficient RISC-V Vector Processor with Multi-Precision Floating Point Support in 22 nm FD-SOI","created":"2019-06-02","cited_by_count":5},{"id":"2008.06502","title":"Manticore: A 4096-core RISC-V Chiplet Architecture for Ultra-efficient Floating-point Computing","created":"2020-08-14","cited_by_count":5},{"id":"2201.12861","title":"Neural-PIM: Efficient Processing-In-Memory with Neural Approximation of Peripherals","created":"2022-01-30","cited_by_count":5},{"id":"2210.08882","title":"A \"New Ara\" for Vector Computing: An Open Source Highly Efficient RISC-V V 1.0 Vector Processor Design","created":"2022-10-17","cited_by_count":5},{"id":"2301.03537","title":"TinyVers: A Tiny Versatile System-on-chip with State-Retentive eMRAM for ML Inference at the Extreme Edge","created":"2023-01-09","cited_by_count":5},{"id":"2105.03736","title":"PIM-DRAM: Accelerating Machine Learning Workloads using Processing in Commodity DRAM","created":"2021-05-08","cited_by_count":4},{"id":"2111.15286","title":"PERCIVAL: Open-Source Posit RISC-V Core with Quire Capability","created":"2021-11-30","cited_by_count":4},{"id":"2112.12630","title":"A Survey of Near-Data Processing Architectures for Neural Networks","created":"2021-12-23","cited_by_count":4},{"id":"2201.08656","title":"Dustin: A 16-Cores Parallel Ultra-Low-Power Cluster with 2b-to-32b Fully Flexible Bit-Precision and Vector Lockstep Execution Mode","created":"2022-01-21","cited_by_count":4},{"id":"2301.03904","title":"RedMule: A Mixed-Precision Matrix-Matrix Operation Engine for Flexible and Energy-Efficient On-Chip Linear Algebra and TinyML Training Acceleration","created":"2023-01-10","cited_by_count":4},{"id":"2004.03640","title":"ESP4ML: Platform-Based Design of Systems-on-Chip for Embedded Machine Learning","created":"2020-04-07","cited_by_count":3},{"id":"2207.03192","title":"MiniFloat-NN and ExSdotp: An ISA Extension and a Modular Open Hardware Unit for Low-Precision Training on RISC-V cores","created":"2022-07-07","cited_by_count":3},{"id":"2304.13726","title":"SamurAI: A Versatile IoT Node With Event-Driven Wake-Up and Embedded ML Acceleration","created":"2023-04-11","cited_by_count":3},{"id":"2207.07970","title":"Spatz: A Compact Vector Processing Unit for High-Performance and Energy-Efficient Shared-L1 Clusters","created":"2022-07-16","cited_by_count":2},{"id":"2107.07169","title":"Arrow: A RISC-V Vector Accelerator for Machine Learning Inference","created":"2021-07-15","cited_by_count":1},{"id":"2111.05301","title":"Adaptable Register File Organization for Vector Processors","created":"2021-11-09","cited_by_count":1},{"id":"2204.01856","title":"Evolution of Quantum Computing: A Systematic Survey on the Use of Quantum Computing Tools","created":"2022-04-04","cited_by_count":1},{"id":"2211.12877","title":"End-to-End DNN Inference on a Massively Parallel Analog In Memory Computing Architecture","created":"2022-11-23","cited_by_count":1}],"next_cursor":null}