{"total":23,"rows":[{"id":"2402.03289","title":"Make Every Move Count: LLM-based High-Quality RTL Code Generation Using MCTS","created":"2024-02-05","cited_by_count":43,"area":null},{"id":"2401.12224","title":"LLM4EDA: Emerging Progress in Large Language Models for Electronic Design Automation","created":"2023-12-28","cited_by_count":40,"area":null},{"id":"2405.07061","title":"LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust","created":"2024-05-11","cited_by_count":20,"area":null},{"id":"2411.11856","title":"Automatically Improving LLM-based Verilog Generation using EDA Tool Feedback","created":"2024-11-01","cited_by_count":19,"area":null},{"id":"2401.16448","title":"LLM4SecHW: Leveraging Domain Specific Large Language Model for Hardware Debugging","created":"2024-01-28","cited_by_count":18,"area":null},{"id":"2406.18627","title":"AssertionBench: A Benchmark to Evaluate Large-Language Models for Assertion Generation","created":"2024-06-26","cited_by_count":16,"area":null},{"id":"2503.19174","title":"AssertionForge: Enhancing Formal Verification Assertion Generation with Structured Representation of Specifications and RTL","created":"2025-03-24","cited_by_count":13,"area":null},{"id":"2402.01728","title":"Hardware Phi-1.5B: A Large Language Model Encodes Hardware Domain Specific Knowledge","created":"2024-01-27","cited_by_count":10,"area":null},{"id":"2503.08923","title":"Enhancing Large Language Models for Hardware Verification: A Novel SystemVerilog Assertion Dataset","created":"2025-03-11","cited_by_count":10,"area":null},{"id":"2405.02326","title":"Evaluating LLMs for Hardware Design and Test","created":"2024-04-23","cited_by_count":8,"area":null},{"id":"2503.10784","title":"Vulnerability Detection: From Formal Verification to Large Language Models and Hybrid Approaches: A Comprehensive Overview","created":"2025-03-13","cited_by_count":7,"area":null},{"id":"2505.06821","title":"ThreatLens: LLM-guided Threat Modeling and Test Plan Generation for Hardware Security Verification","created":"2025-05-11","cited_by_count":7,"area":null},{"id":"2308.13062","title":"ZeroLeak: Using LLMs for Scalable and Cost Effective Side-Channel Patching","created":"2023-08-24","cited_by_count":6,"area":null},{"id":"2604.02811","title":"ChatSVA: Bridging SVA Generation for Hardware Verification via Task-Specific LLMs","created":"2026-04-03","cited_by_count":6,"area":null},{"id":"2411.15442","title":"Automatic High-quality Verilog Assertion Generation through Subtask-Focused Fine-Tuned LLMs and Iterative Prompting","created":"2024-11-23","cited_by_count":4,"area":null},{"id":"2507.06512","title":"Towards LLM-based Root Cause Analysis of Hardware Design Failures","created":"2025-07-09","cited_by_count":4,"area":null},{"id":"2404.07235","title":"LLM-aided explanations of EDA synthesis errors","created":"2024-04-07","cited_by_count":3,"area":null},{"id":"2312.17353","title":"Towards Auto-Modeling of Formal Verification for NextG Protocols: A Multimodal cross- and self-attention Large Language Model Approach","created":"2023-12-28","cited_by_count":1,"area":null},{"id":"2603.17296","title":"GUIDE: GenAI Units In Digital Design Education","created":"2026-03-18","cited_by_count":1,"area":null},{"id":"2605.10807","title":"LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges","created":"2026-05-11","cited_by_count":1,"area":null},{"id":"2609.05658","title":"Robustness of LLM-Generated SystemVerilog Assertions to Semantics-Preserving RTL Transformations","created":"2026-09-04","cited_by_count":1,"area":null},{"id":"2608.05063","title":"Hardware Design and Security in the Era of Chiplets and LLMs","created":"2026-08-05","cited_by_count":0,"area":null},{"id":"2609.19844","title":"Trust, but Validate the Instrument: Auditing AI-Generated RTL Verification Plans on Authored Security-Regression Proxies","created":"2026-09-17","cited_by_count":0,"area":null}],"next_cursor":null}