{"total":30,"rows":[{"id":"2401.12224","title":"LLM4EDA: Emerging Progress in Large Language Models for Electronic Design Automation","created":"2023-12-28","cited_by_count":40,"area":null},{"id":"2407.11095","title":"DeepGate3: Towards Scalable Circuit Representation Learning","created":"2024-07-15","cited_by_count":26,"area":null},{"id":"2502.18297","title":"DeepCircuitX: A Comprehensive Repository-Level Dataset for RTL Code Understanding, Generation, and PPA Analysis","created":"2025-02-25","cited_by_count":21,"area":null},{"id":"2406.04373","title":"VerilogReader: LLM-Aided Hardware Test Generation","created":"2024-06-03","cited_by_count":17,"area":null},{"id":"2502.01681","title":"DeepGate4: Efficient and Effective Representation Learning for Circuit Design at Scale","created":"2025-02-02","cited_by_count":12,"area":null},{"id":"2504.09260","title":"NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph","created":"2025-04-12","cited_by_count":9,"area":null},{"id":"2502.12732","title":"Circuit Representation Learning with Masked Gate Modeling and Verilog-AIG Alignment","created":"2025-02-18","cited_by_count":8,"area":null},{"id":"2311.05722","title":"Verilog-to-PyG -- A Framework for Graph Learning and Augmentation on RTL Designs","created":"2023-11-09","cited_by_count":5,"area":null},{"id":"2411.00530","title":"DeepSeq2: Enhanced Sequential Circuit Learning with Disentangled Representations","created":"2024-11-01","cited_by_count":5,"area":null},{"id":"2502.06816","title":"DeepCell: Self-Supervised Multiview Fusion for Circuit Representation Learning","created":"2025-02-05","cited_by_count":3,"area":null},{"id":"2502.08949","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","created":"2025-02-13","cited_by_count":2,"area":null},{"id":"2508.04235","title":"Circuit-Aware SAT Solving: Guiding CDCL via Conditional Probabilities","created":"2025-08-06","cited_by_count":2,"area":null},{"id":"2409.10653","title":"Logic Synthesis Optimization with Predictive Self-Supervision via Causal Transformers","created":"2024-09-16","cited_by_count":1,"area":null},{"id":"2505.21988","title":"Functional Matching of Logic Subgraphs: Beyond Structural Isomorphism","created":"2025-05-28","cited_by_count":1,"area":null},{"id":"2506.06787","title":"FuncGNN: Learning Functional Semantics of Logic Circuits with Graph Neural Networks","created":"2025-06-07","cited_by_count":1,"area":null},{"id":"2509.20968","title":"Alignment Unlocks Complementarity: A Framework for Multiview Circuit Representation Learning","created":"2025-09-25","cited_by_count":1,"area":null},{"id":"2604.08810","title":"R2G: A Multi-View Circuit Graph Benchmark Suite from RTL to GDSII","created":"2026-04-09","cited_by_count":1,"area":null},{"id":"2408.15089","title":"SiHGNN: Leveraging Properties of Semantic Graphs for Efficient HGNN Acceleration","created":"2024-08-27","cited_by_count":0,"area":null},{"id":"2503.22900","title":"Learning Library Cell Representations in Vector Space","created":"2025-03-28","cited_by_count":0,"area":null},{"id":"2508.11991","title":"Modeling Relational Logic Circuits for And-Inverter Graph Convolutional Network","created":"2025-08-16","cited_by_count":0,"area":null},{"id":"2509.21886","title":"TRACE: Learning to Compute on Circuit Graphs","created":"2025-09-26","cited_by_count":0,"area":null},{"id":"2511.02196","title":"BoolSkeleton: Boolean Network Skeletonization via Homogeneous Pattern Reduction","created":"2025-11-04","cited_by_count":0,"area":null},{"id":"2512.00079","title":"InF-ATPG: Intelligent FFR-Driven ATPG with Advanced Circuit Representation Guided Reinforcement Learning","created":"2025-11-25","cited_by_count":0,"area":null},{"id":"2601.14286","title":"GNN-based Path-aware multi-view Circuit Learning for Technology Mapping","created":"2026-01-14","cited_by_count":0,"area":null},{"id":"2603.04450","title":"MPBMC: Multi-Property Bounded Model Checking with GNN-guided Clustering","created":"2026-02-26","cited_by_count":0,"area":null},{"id":"2603.09161","title":"Wrong Code, Right Structure: Learning Netlist Representations from Imperfect LLM-Generated RTL","created":"2026-03-10","cited_by_count":0,"area":null},{"id":"2605.08291","title":"Graph Computation Meets Circuit Algebra: A Task-Aligned Analysis of Graph Neural Networks for Electronic Design Automation","created":"2026-05-08","cited_by_count":0,"area":null},{"id":"2608.28188","title":"Beyond Flat Netlist: Hierarchical Graph Representation Learning for Scalable Analysis of Sequential Circuits","created":"2026-08-28","cited_by_count":0,"area":null},{"id":"2609.03594","title":"LevelSyn: Physical-Aware Logic Synthesis via Level-Asynchronous Graph Neural Networks","created":"2026-09-03","cited_by_count":0,"area":null},{"id":"2609.18595","title":"ReDIL-GNN: Resynthesis Domain Incremental Learning for Circuit Graph Neural Networks","created":"2026-09-16","cited_by_count":0,"area":null}],"next_cursor":null}