{"total":26,"rows":[{"id":"2407.11095","title":"DeepGate3: Towards Scalable Circuit Representation Learning","created":"2024-07-15","cited_by_count":26,"area":null},{"id":"2502.01681","title":"DeepGate4: Efficient and Effective Representation Learning for Circuit Design at Scale","created":"2025-02-02","cited_by_count":12,"area":null},{"id":"2504.09260","title":"NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph","created":"2025-04-12","cited_by_count":9,"area":null},{"id":"2406.06593","title":"Differentiable Combinatorial Scheduling at Scale","created":"2024-06-06","cited_by_count":6,"area":null},{"id":"2311.05722","title":"Verilog-to-PyG -- A Framework for Graph Learning and Augmentation on RTL Designs","created":"2023-11-09","cited_by_count":5,"area":null},{"id":"2411.00530","title":"DeepSeq2: Enhanced Sequential Circuit Learning with Disentangled Representations","created":"2024-11-01","cited_by_count":5,"area":null},{"id":"2308.11652","title":"Accelerating Exact Combinatorial Optimization via RL-based Initialization -- A Case Study in Scheduling","created":"2023-08-19","cited_by_count":4,"area":null},{"id":"2411.09422","title":"OpenLS-DGF: An Adaptive Open-Source Dataset Generation Framework for Machine Learning Tasks in Logic Synthesis","created":"2024-11-14","cited_by_count":3,"area":null},{"id":"2502.06816","title":"DeepCell: Self-Supervised Multiview Fusion for Circuit Representation Learning","created":"2025-02-05","cited_by_count":3,"area":null},{"id":"2401.10753","title":"BoolGebra: Attributed Graph-learning for Boolean Algebraic Manipulation","created":"2024-01-19","cited_by_count":2,"area":null},{"id":"2504.13266","title":"Graph Learning at Scale: Characterizing and Optimizing Pre-Propagation GNNs","created":"2025-04-17","cited_by_count":2,"area":null},{"id":"2508.13020","title":"e-boost: Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving","created":"2025-08-18","cited_by_count":2,"area":null},{"id":"2410.06460","title":"A Benchmark on Directed Graph Representation Learning in Hardware Designs","created":"2024-10-09","cited_by_count":1,"area":null},{"id":"2505.21988","title":"Functional Matching of Logic Subgraphs: Beyond Structural Isomorphism","created":"2025-05-28","cited_by_count":1,"area":null},{"id":"2506.06787","title":"FuncGNN: Learning Functional Semantics of Logic Circuits with Graph Neural Networks","created":"2025-06-07","cited_by_count":1,"area":null},{"id":"2509.20968","title":"Alignment Unlocks Complementarity: A Framework for Multiview Circuit Representation Learning","created":"2025-09-25","cited_by_count":1,"area":null},{"id":"2511.18297","title":"GROOT: Graph Edge Re-growth and Partitioning for the Verification of Large Designs in Logic Synthesis","created":"2025-11-23","cited_by_count":1,"area":null},{"id":"2601.14541","title":"Report for NSF Workshop on AI for Electronic Design Automation","created":"2026-01-20","cited_by_count":1,"area":null},{"id":"2507.18804","title":"Ralts: Robust Aggregation for Enhancing Graph Neural Network Resilience on Bit-flip Errors","created":"2025-07-24","cited_by_count":0,"area":null},{"id":"2508.11991","title":"Modeling Relational Logic Circuits for And-Inverter Graph Convolutional Network","created":"2025-08-16","cited_by_count":0,"area":null},{"id":"2508.14068","title":"Revisit Choice Network for Synthesis and Technology Mapping","created":"2025-08-04","cited_by_count":0,"area":null},{"id":"2509.21886","title":"TRACE: Learning to Compute on Circuit Graphs","created":"2025-09-26","cited_by_count":0,"area":null},{"id":"2512.22260","title":"ReVEAL: GNN-Guided Reverse Engineering for Formal Verification of Optimized Multipliers","created":"2025-12-24","cited_by_count":0,"area":null},{"id":"2602.20427","title":"GauS: Differentiable Scheduling Optimization via Gaussian Reparameterization","created":"2026-02-23","cited_by_count":0,"area":null},{"id":"2605.08291","title":"Graph Computation Meets Circuit Algebra: A Task-Aligned Analysis of Graph Neural Networks for Electronic Design Automation","created":"2026-05-08","cited_by_count":0,"area":null},{"id":"2608.28188","title":"Beyond Flat Netlist: Hierarchical Graph Representation Learning for Scalable Analysis of Sequential Circuits","created":"2026-08-28","cited_by_count":0,"area":null}],"next_cursor":null}