{"total":20,"rows":[{"id":"2312.02003","title":"A Survey on Large Language Model (LLM) Security and Privacy: The Good, the Bad, and the Ugly","created":"2023-12-04","cited_by_count":387,"area":null},{"id":"2308.00708","title":"VeriGen: A Large Language Model for Verilog Code Generation","created":"2023-07-28","cited_by_count":200,"area":null},{"id":"2401.12224","title":"LLM4EDA: Emerging Progress in Large Language Models for Electronic Design Automation","created":"2023-12-28","cited_by_count":40,"area":null},{"id":"2304.10423","title":"Fully Autonomous Programming with Large Language Models","created":"2023-04-20","cited_by_count":31,"area":null},{"id":"2405.07061","title":"LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust","created":"2024-05-11","cited_by_count":20,"area":null},{"id":"2401.16448","title":"LLM4SecHW: Leveraging Domain Specific Large Language Model for Hardware Debugging","created":"2024-01-28","cited_by_count":18,"area":null},{"id":"2402.01728","title":"Hardware Phi-1.5B: A Large Language Model Encodes Hardware Domain Specific Knowledge","created":"2024-01-27","cited_by_count":10,"area":null},{"id":"2403.14714","title":"Compiler generated feedback for Large Language Models","created":"2024-03-18","cited_by_count":9,"area":null},{"id":"2509.10858","title":"Large Language Models for Security Operations Centers: A Comprehensive Survey","created":"2025-09-13","cited_by_count":9,"area":null},{"id":"2306.12643","title":"FLAG: Finding Line Anomalies (in code) with Generative AI","created":"2023-06-22","cited_by_count":7,"area":null},{"id":"2308.13062","title":"ZeroLeak: Using LLMs for Scalable and Cost Effective Side-Channel Patching","created":"2023-08-24","cited_by_count":6,"area":null},{"id":"2507.06512","title":"Towards LLM-based Root Cause Analysis of Hardware Design Failures","created":"2025-07-09","cited_by_count":4,"area":null},{"id":"2404.07235","title":"LLM-aided explanations of EDA synthesis errors","created":"2024-04-07","cited_by_count":3,"area":null},{"id":"2512.14018","title":"PerfCoder: Large Language Models for Interpretable Code Performance Optimization","created":"2025-12-16","cited_by_count":3,"area":null},{"id":"2405.02329","title":"Digital ASIC Design with Ongoing LLMs: Strategies and Prospects","created":"2024-04-25","cited_by_count":1,"area":null},{"id":"2606.23759","title":"VeriPilot: An LLM-Powered Verilog Debugging Framework","created":"2026-06-22","cited_by_count":1,"area":null},{"id":"2502.10953","title":"Empirical evaluation of LLMs in predicting fixes of Configuration bugs in Smart Home System","created":"2025-02-16","cited_by_count":0,"area":null},{"id":"2507.13629","title":"Large Language Models in Cybersecurity: Applications, Vulnerabilities, and Defense Techniques","created":"2025-07-18","cited_by_count":0,"area":null},{"id":"2512.18261","title":"Software Vulnerability Management in the Era of Artificial Intelligence: An Industry Perspective","created":"2025-12-20","cited_by_count":0,"area":null},{"id":"2606.09867","title":"EstRTL: Functional Estimation Guided RTL Code Generation","created":"2026-06-01","cited_by_count":0,"area":null}],"next_cursor":null}