{"total":115,"rows":[{"id":"2406.00515","title":"A Survey on Large Language Models for Code Generation","created":"2024-06-01","cited_by_count":658,"area":null},{"id":"2309.07544","title":"VerilogEval: Evaluating Large Language Models for Verilog Code Generation","created":"2023-09-14","cited_by_count":252,"area":null},{"id":"2308.00708","title":"VeriGen: A Large Language Model for Verilog Code Generation","created":"2023-07-28","cited_by_count":200,"area":null},{"id":"2311.00176","title":"ChipNeMo: Domain-Adapted LLMs for Chip Design","created":"2023-10-31","cited_by_count":174,"area":null},{"id":"2308.05345","title":"RTLLM: An Open-Source Benchmark for Design RTL Generation with Large Language Model","created":"2023-08-10","cited_by_count":148,"area":null},{"id":"2305.13243","title":"Chip-Chat: Challenges and Opportunities in Conversational Hardware Design","created":"2023-05-22","cited_by_count":140,"area":null},{"id":"2402.03375","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","created":"2024-02-03","cited_by_count":100,"area":null},{"id":"2305.11391","title":"A Survey of Safety and Trustworthiness of Large Language Models through the Lens of Verification and Validation","created":"2023-05-19","cited_by_count":93,"area":null},{"id":"2405.10825","title":"Large Language Model (LLM) for Telecommunications: A Comprehensive Survey on Principles, Key Techniques, and Opportunities","created":"2024-05-17","cited_by_count":83,"area":"lr"},{"id":"2309.10730","title":"GPT4AIGChip: Towards Next-Generation AI Accelerator Design Automation via Large Language Models","created":"2023-09-19","cited_by_count":61,"area":null},{"id":"2407.16237","title":"OriGen:Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection","created":"2024-07-23","cited_by_count":56,"area":null},{"id":"2407.01910","title":"MG-Verilog: Multi-grained Dataset Towards Enhanced LLM-assisted Verilog Generation","created":"2024-07-02","cited_by_count":46,"area":null},{"id":"2408.11053","title":"Revisiting VerilogEval: A Year of Improvements in Large-Language Models for Hardware Code Generation","created":"2024-08-20","cited_by_count":45,"area":null},{"id":"2406.18770","title":"ADO-LLM: Analog Design Bayesian Optimization with In-Context Learning of Large Language Models","created":"2024-06-26","cited_by_count":44,"area":null},{"id":"2401.12224","title":"LLM4EDA: Emerging Progress in Large Language Models for Electronic Design Automation","created":"2023-12-28","cited_by_count":40,"area":null},{"id":"2407.10424","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","created":"2024-07-15","cited_by_count":38,"area":null},{"id":"2407.18333","title":"AutoVCoder: A Systematic Framework for Automated Verilog Code Generation using LLMs","created":"2024-07-21","cited_by_count":36,"area":null},{"id":"2306.14027","title":"(Security) Assertions by Large Language Models","created":"2023-06-24","cited_by_count":32,"area":null},{"id":"2407.15353","title":"Customized Retrieval Augmented Generation and Benchmarking for EDA Tool Documentation QA","created":"2024-07-22","cited_by_count":28,"area":"rag"},{"id":"2405.17378","title":"RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects","created":"2024-05-27","cited_by_count":26,"area":null},{"id":"2407.11095","title":"DeepGate3: Towards Scalable Circuit Representation Learning","created":"2024-07-15","cited_by_count":26,"area":null},{"id":"2407.18276","title":"Rome was Not Built in a Single Step: Hierarchical Prompting for LLM-based Chip Design","created":"2024-07-23","cited_by_count":24,"area":null},{"id":"2310.04535","title":"LLM4DV: Using Large Language Models for Hardware Test Stimuli Generation","created":"2023-10-06","cited_by_count":23,"area":null},{"id":"2502.15832","title":"DeepRTL: Bridging Verilog Understanding and Generation with a Unified Representation Model","created":"2025-02-20","cited_by_count":23,"area":null},{"id":"2310.06046","title":"LLM for SoC Security: A Paradigm Shift","created":"2023-10-09","cited_by_count":22,"area":null},{"id":"2502.18297","title":"DeepCircuitX: A Comprehensive Repository-Level Dataset for RTL Code Understanding, Generation, and PPA Analysis","created":"2025-02-25","cited_by_count":21,"area":null},{"id":"2404.08806","title":"CreativEval: Evaluating Creativity of LLM-Based Hardware Code Generation","created":"2024-04-12","cited_by_count":19,"area":null},{"id":"2411.11856","title":"Automatically Improving LLM-based Verilog Generation using EDA Tool Feedback","created":"2024-11-01","cited_by_count":19,"area":null},{"id":"2412.06947","title":"PyraNet: A Multi-Layered Hierarchical Dataset for Verilog","created":"2024-12-09","cited_by_count":19,"area":null},{"id":"2401.16448","title":"LLM4SecHW: Leveraging Domain Specific Large Language Model for Hardware Debugging","created":"2024-01-28","cited_by_count":18,"area":null},{"id":"2503.16528","title":"HDLCoRe: A Training-Free Framework for Mitigating Hallucinations in LLM-Generated HDL","created":"2025-03-18","cited_by_count":17,"area":"rag"},{"id":"2411.13560","title":"AMSnet-KG: A Netlist Dataset for LLM-based AMS Circuit Auto-Design Using Knowledge Graph RAG","created":"2024-11-07","cited_by_count":16,"area":null},{"id":"2404.08029","title":"A Multi-Expert Large Language Model Architecture for Verilog Code Generation","created":"2024-04-11","cited_by_count":15,"area":null},{"id":"2406.04379","title":"VHDL-Eval: A Framework for Evaluating Large Language Models in VHDL Code Generation","created":"2024-06-06","cited_by_count":15,"area":null},{"id":"2407.18271","title":"Large Language Model for Verilog Generation with Code-Structure-Guided Reinforcement Learning","created":"2024-07-21","cited_by_count":15,"area":null},{"id":"2505.20302","title":"VeriThoughts: Enabling Automated Verilog Code Generation using Reasoning and Formal Verification","created":"2025-05-16","cited_by_count":15,"area":null},{"id":"2312.01022","title":"Advanced Large Language Model (LLM)-Driven Verilog Development: Enhancing Power, Performance, and Area Optimization in Code Synthesis","created":"2023-12-02","cited_by_count":14,"area":null},{"id":"2507.16200","title":"RealBench: Benchmarking Verilog Generation Models with Real-World IP Designs","created":"2025-07-22","cited_by_count":14,"area":null},{"id":"2412.05393","title":"HiVeGen -- Hierarchical LLM-based Verilog Generation for Scalable Chip Design","created":"2024-12-06","cited_by_count":13,"area":null},{"id":"2504.15659","title":"VeriCoder: Enhancing LLM-Based RTL Code Generation through Functional Correctness Validation","created":"2025-04-22","cited_by_count":13,"area":null},{"id":"2504.19099","title":"VeriDebug: A Unified LLM for Verilog Debugging via Contrastive Embedding and Guided Correction","created":"2025-04-27","cited_by_count":12,"area":null},{"id":"2403.16750","title":"All Artificial, Less Intelligence: GenAI through the Lens of Formal Verification","created":"2024-03-25","cited_by_count":11,"area":null},{"id":"2407.08473","title":"Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation","created":"2024-07-11","cited_by_count":11,"area":null},{"id":"2304.13840","title":"A Deep Learning Framework for Verilog Autocompletion Towards Design and Verification Automation","created":"2023-04-26","cited_by_count":10,"area":null},{"id":"2402.01728","title":"Hardware Phi-1.5B: A Large Language Model Encodes Hardware Domain Specific Knowledge","created":"2024-01-27","cited_by_count":10,"area":null},{"id":"2409.15186","title":"Location is Key: Leveraging Large Language Model for Functional Bug Localization in Verilog","created":"2024-09-23","cited_by_count":10,"area":null},{"id":"2312.14856","title":"Turbulence: Systematically and Automatically Testing Instruction-Tuned Large Language Models for Code","created":"2023-12-22","cited_by_count":9,"area":null},{"id":"2407.12022","title":"ITERTL: An Iterative Framework for Fine-tuning LLMs for RTL Code Generation","created":"2024-06-28","cited_by_count":9,"area":null},{"id":"2507.19570","title":"MCP4EDA: LLM-Powered Model Context Protocol RTL-to-GDSII Automation with Backend Aware Synthesis Optimization","created":"2025-07-25","cited_by_count":9,"area":"agents"},{"id":"2405.02326","title":"Evaluating LLMs for Hardware Design and Test","created":"2024-04-23","cited_by_count":8,"area":null},{"id":"2502.12732","title":"Circuit Representation Learning with Masked Gate Modeling and Verilog-AIG Alignment","created":"2025-02-18","cited_by_count":8,"area":null},{"id":"2512.00020","title":"Large Language Model for Verilog Code Generation: Literature Review and the Road Ahead","created":"2025-10-29","cited_by_count":8,"area":null},{"id":"2408.16018","title":"SPICED: Syntactical Bug and Trojan Pattern Identification in A/MS Circuits using LLM-Enhanced Detection","created":"2024-08-25","cited_by_count":7,"area":null},{"id":"2411.03471","title":"MetRex: A Benchmark for Verilog Code Metric Reasoning Using LLMs","created":"2024-11-05","cited_by_count":7,"area":"lr"},{"id":"2405.16072","title":"SynthAI: A Multi Agent Generative AI Framework for Automated Modular HLS Design Generation","created":"2024-05-25","cited_by_count":6,"area":null},{"id":"2408.10428","title":"Are LLMs Any Good for High-Level Synthesis?","created":"2024-08-19","cited_by_count":6,"area":null},{"id":"2501.09410","title":"MoE$^2$: Optimizing Collaborative Inference for Edge Large Language Models","created":"2025-01-16","cited_by_count":6,"area":"moe"},{"id":"2504.17801","title":"Evolution of Optimization Algorithms for Global Placement via Large Language Models","created":"2025-04-18","cited_by_count":6,"area":null},{"id":"2505.19734","title":"ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection","created":"2025-05-26","cited_by_count":6,"area":null},{"id":"2507.12308","title":"Chain-of-Descriptions: Improving Code LLMs for VHDL Code Generation and Summarization","created":"2025-07-16","cited_by_count":6,"area":null},{"id":"2401.08683","title":"Zero-Shot RTL Code Generation with Attention Sink Augmented Large Language Models","created":"2024-01-12","cited_by_count":5,"area":null},{"id":"2503.08823","title":"ResBench: Benchmarking LLM-Generated FPGA Designs with Resource Awareness","created":"2025-03-11","cited_by_count":5,"area":null},{"id":"2510.15899","title":"LLM-VeriPPA: Power, Performance, and Area Optimization aware Verilog Code Generation with Large Language Models","created":"2025-09-10","cited_by_count":5,"area":null},{"id":"2601.13864","title":"HardSecBench: Benchmarking the Security Awareness of LLMs for Hardware Code Generation","created":"2026-01-20","cited_by_count":5,"area":null},{"id":"2305.14874","title":"From Words to Wires: Generating Functioning Electronic Devices from Natural Language Descriptions","created":"2023-05-24","cited_by_count":4,"area":null},{"id":"2407.02960","title":"ObfuscaTune: Obfuscated Offsite Fine-tuning and Inference of Proprietary LLMs on Private Datasets","created":"2024-07-03","cited_by_count":4,"area":null},{"id":"2503.12217","title":"TFHE-Coder: Evaluating LLM-agentic Fully Homomorphic Encryption Code Generation","created":"2025-03-15","cited_by_count":4,"area":"agents"},{"id":"2603.08719","title":"SiliconMind-V1: Multi-Agent Distillation and Debug-Reasoning Workflows for Verilog Code Generation","created":"2026-02-10","cited_by_count":4,"area":"lr"},{"id":"2603.27630","title":"RTLSeek: Boosting the LLM-Based RTL Generation with Multi-Stage Diversity-Oriented Reinforcement Learning","created":"2026-03-29","cited_by_count":4,"area":null},{"id":"2404.07235","title":"LLM-aided explanations of EDA synthesis errors","created":"2024-04-07","cited_by_count":3,"area":null},{"id":"2411.00843","title":"The Graph's Apprentice: Teaching an LLM Low Level Knowledge for Circuit Quality Estimation","created":"2024-10-30","cited_by_count":3,"area":null},{"id":"2501.02446","title":"RTLMarker: Protecting LLM-Generated RTL Copyright via a Hardware Watermarking Framework","created":"2025-01-05","cited_by_count":3,"area":"safety"},{"id":"2508.20030","title":"Large Language Models (LLMs) for Electronic Design Automation (EDA)","created":"2025-08-27","cited_by_count":3,"area":null},{"id":"2509.20182","title":"Automated Multi-Agent Workflows for RTL Design","created":"2025-09-24","cited_by_count":3,"area":"agents"},{"id":"2510.14756","title":"Pluto: A Benchmark for Evaluating Efficiency of LLM-generated Hardware Code","created":"2025-10-16","cited_by_count":3,"area":null},{"id":"2511.16395","title":"CorrectHDL: Agentic HDL Design with LLMs Leveraging High-Level Synthesis as Reference","created":"2025-11-20","cited_by_count":3,"area":null},{"id":"2602.04195","title":"Semantic Consensus Decoding: Backdoor Defense for Verilog Code Generation","created":"2026-02-04","cited_by_count":3,"area":"safety"},{"id":"2604.17093","title":"HarmChip: Evaluating Hardware Security Centric LLM Safety via Jailbreak Benchmarking","created":"2026-04-18","cited_by_count":3,"area":"safety"},{"id":"2503.14153","title":"Speculative Decoding for Verilog: Speed and Quality, All in One","created":"2025-03-18","cited_by_count":2,"area":"inference"},{"id":"2506.04544","title":"hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation","created":"2025-06-05","cited_by_count":2,"area":null},{"id":"2507.21694","title":"A Multi-Agent Generative AI Framework for IC Module-Level Verification Automation","created":"2025-07-29","cited_by_count":2,"area":"agents"},{"id":"2511.12033","title":"EARL: Entropy-Aware RL Alignment of LLMs for Reliable RTL Code Generation","created":"2025-11-15","cited_by_count":2,"area":null},{"id":"2604.27238","title":"SafeTune: Mitigating Data Poisoning in LLM Fine-Tuning for RTL Code Generation","created":"2026-04-29","cited_by_count":2,"area":"safety"},{"id":"2405.01419","title":"Natural Language to Verilog: Design of a Recurrent Spiking Neural Network using Large Language Models and ChatGPT","created":"2024-05-02","cited_by_count":1,"area":null},{"id":"2407.12576","title":"IICPilot: An Intelligent Integrated Circuit Backend Design Framework Using Open EDA","created":"2024-07-17","cited_by_count":1,"area":null},{"id":"2407.12749","title":"ChipXplore: Natural Language Exploration of Hardware Designs and Libraries","created":"2024-07-17","cited_by_count":1,"area":null},{"id":"2407.18423","title":"HDL-GPT: High-Quality HDL is All You Need","created":"2024-07-25","cited_by_count":1,"area":null},{"id":"2505.09610","title":"Customizing a Large Language Model for VHDL Design of High-Performance Microprocessors","created":"2025-05-14","cited_by_count":1,"area":null},{"id":"2505.15701","title":"HDLxGraph: Bridging Large Language Models and HDL Repositories via HDL Graph Databases","created":"2025-05-21","cited_by_count":1,"area":"rag"},{"id":"2506.07945","title":"ProtocolLLM: RTL Benchmark for SystemVerilog Generation of Communication Protocols","created":"2025-06-09","cited_by_count":1,"area":null},{"id":"2508.14053","title":"MAHL: Multi-Agent LLM-Guided Hierarchical Chiplet Design with Adaptive Debugging","created":"2025-08-08","cited_by_count":1,"area":"agents"},{"id":"2510.08664","title":"Faver: Boosting LLM-based RTL Generation with Function Abstracted Verifiable Middleware","created":"2025-10-09","cited_by_count":1,"area":null},{"id":"2602.00704","title":"QiMeng-ChipV-RTL: Exploiting Information Locality for IP-level Verilog Generation","created":"2026-01-31","cited_by_count":1,"area":null},{"id":"2603.17296","title":"GUIDE: GenAI Units In Digital Design Education","created":"2026-03-18","cited_by_count":1,"area":null},{"id":"2604.17102","title":"Configuration Over Selection: Hyperparameter Sensitivity Exceeds Model Differences in Open-Source LLMs for RTL Generation","created":"2026-04-18","cited_by_count":1,"area":null},{"id":"2604.24218","title":"RefEvo: Agentic Design with Co-Evolutionary Verification for Agile Reference Model Generation","created":"2026-04-27","cited_by_count":1,"area":"agents"},{"id":"2608.21962","title":"NoTB: Oracle-Free Triage of LLM-Generated RTL via Cross-Model Formal Consensus","created":"2026-08-22","cited_by_count":1,"area":null},{"id":"2608.27184","title":"LLMs in Digital EDA: A perspective on shifting roles from Generation to Orchestration","created":"2026-08-27","cited_by_count":1,"area":null},{"id":"2311.01049","title":"Multi-dimensional data refining strategy for effective fine-tuning LLMs","created":"2023-11-02","cited_by_count":0,"area":null},{"id":"2312.01921","title":"A Machine Learning Approach Towards SKILL Code Autocompletion","created":"2023-12-04","cited_by_count":0,"area":null}],"next_cursor":"100"}