{"total":26,"rows":[{"id":"2307.07982","title":"A Survey of Techniques for Optimizing Transformer Inference","created":"2023-07-16","cited_by_count":35,"area":null},{"id":"2312.15159","title":"Understanding the Potential of FPGA-Based Spatial Acceleration for Large Language Model Inference","created":"2023-12-23","cited_by_count":33,"area":null},{"id":"2406.12930","title":"Tender: Accelerating Large Language Models via Tensor Decomposition and Runtime Requantization","created":"2024-06-16","cited_by_count":28,"area":null},{"id":"2410.07265","title":"A Survey: Collaborative Hardware and Software Design in the Era of Large Language Models","created":"2024-10-08","cited_by_count":23,"area":null},{"id":"2312.14972","title":"Scaling Down to Scale Up: A Cost-Benefit Analysis of Replacing OpenAI's LLM with Open Source SLMs in Production","created":"2023-12-20","cited_by_count":21,"area":null},{"id":"2401.09890","title":"A Survey on Hardware Accelerators for Large Language Models","created":"2024-01-18","cited_by_count":16,"area":null},{"id":"2404.04815","title":"Allo: A Programming Model for Composable Accelerator Design","created":"2024-04-07","cited_by_count":16,"area":null},{"id":"2402.10930","title":"ConSmax: Hardware-Friendly Alternative Softmax with Learnable Parameters","created":"2024-01-31","cited_by_count":14,"area":null},{"id":"2509.16989","title":"PTQTP: Post-Training Quantization to Trit-Planes for Large Language Models","created":"2025-09-21","cited_by_count":9,"area":null},{"id":"2406.10903","title":"New Solutions on LLM Acceleration, Optimization, and Application","created":"2024-06-16","cited_by_count":7,"area":null},{"id":"2402.01047","title":"Ultra Fast Transformers on FPGAs for Particle Physics Experiments","created":"2024-02-01","cited_by_count":6,"area":null},{"id":"2502.16473","title":"TerEffic: Highly Efficient Ternary LLM Inference on FPGA","created":"2025-02-23","cited_by_count":6,"area":null},{"id":"2409.05207","title":"Low Latency Transformer Inference on FPGAs for Physics Applications with hls4ml","created":"2024-09-08","cited_by_count":5,"area":null},{"id":"2409.04833","title":"Achieving Peak Performance for Large Language Models: A Systematic Review","created":"2024-09-07","cited_by_count":4,"area":null},{"id":"2409.03384","title":"Hardware Acceleration of LLMs: A comprehensive survey and comparison","created":"2024-09-05","cited_by_count":3,"area":null},{"id":"2411.03697","title":"TATAA: Programmable Mixed-Precision Transformer Acceleration with a Transformable Arithmetic Architecture","created":"2024-11-06","cited_by_count":3,"area":null},{"id":"2502.08807","title":"InTAR: Inter-Task Auto-Reconfigurable Accelerator Design for High Data Volume Variation in DNNs","created":"2025-02-12","cited_by_count":3,"area":null},{"id":"2601.15710","title":"FlexLLM: Composable HLS Library for Flexible Hybrid LLM Accelerator Design","created":"2026-01-22","cited_by_count":3,"area":null},{"id":"2602.04163","title":"BPDQ: Bit-Plane Decomposition Quantization on a Variable Grid for Large Language Models","created":"2026-02-04","cited_by_count":2,"area":null},{"id":"2310.00574","title":"YFlows: Systematic Dataflow Exploration and Code Generation for Efficient Neural Network Inference using SIMD Architectures on CPUs","created":"2023-10-01","cited_by_count":1,"area":null},{"id":"2505.03745","title":"AccLLM: Accelerating Long-Context LLM Inference Via Algorithm-Hardware Co-Design","created":"2025-04-07","cited_by_count":1,"area":null},{"id":"2512.06457","title":"BitStopper: An Efficient Transformer Attention Accelerator via Stage-fusion and Early Termination","created":"2025-12-06","cited_by_count":1,"area":null},{"id":"2512.07855","title":"LAPA: Log-Domain Prediction-Driven Dynamic Sparsity Accelerator for Transformer Model","created":"2025-11-26","cited_by_count":1,"area":null},{"id":"2404.16158","title":"The Feasibility of Implementing Large-Scale Transformers on Multi-FPGA Platforms","created":"2024-04-24","cited_by_count":0,"area":null},{"id":"2605.31000","title":"HetCCL: Enabling Collective Communication For Mixed-Vendor Heterogeneous Clusters","created":"2026-05-29","cited_by_count":0,"area":null},{"id":"2609.09772","title":"SymbolicLight V2: Hybrid Neuromorphic Architecture and Sparse Execution for Low-Energy Language Inference","created":"2026-09-09","cited_by_count":0,"area":null}],"next_cursor":null}