{"total":12,"rows":[{"id":"2308.16406","title":"CktGNN: Circuit Graph Neural Network for Electronic Design Automation","created":"2023-08-31","cited_by_count":58,"area":null},{"id":"2505.21923","title":"FALCON: An ML Framework for Fully Automated Layout-Constrained Analog Circuit Design","created":"2025-05-28","cited_by_count":5,"area":null},{"id":"2312.14405","title":"Graph Attention-Based Symmetry Constraint Extraction for Analog Circuits","created":"2023-12-22","cited_by_count":3,"area":null},{"id":"2411.13890","title":"GraCo -- A Graph Composer for Integrated Circuits","created":"2024-11-21","cited_by_count":2,"area":null},{"id":"2502.08949","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","created":"2025-02-13","cited_by_count":2,"area":null},{"id":"2511.07658","title":"ZeroSim: Zero-Shot Analog Circuit Evaluation with Unified Transformer Embeddings","created":"2025-11-10","cited_by_count":2,"area":null},{"id":"2503.11658","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","created":"2025-02-05","cited_by_count":1,"area":null},{"id":"2507.06538","title":"Few-shot Learning on AMS Circuits and Its Application to Parasitic Capacitance Prediction","created":"2025-07-09","cited_by_count":1,"area":null},{"id":"2508.16403","title":"RF-Informed Graph Neural Networks for Accurate and Data-Efficient Circuit Performance Prediction","created":"2025-08-22","cited_by_count":0,"area":null},{"id":"2508.16995","title":"GraphPPD: Posterior Predictive Modelling for Graph-Level Inference","created":"2025-08-23","cited_by_count":0,"area":null},{"id":"2606.23548","title":"SuperCond-GNN: Scalable Graph Neural Network Surrogate for Superconducting Circuit Simulations","created":"2026-06-22","cited_by_count":0,"area":null},{"id":"2609.36752","title":"cktFormer: Transformer-Based Approach for Automated Analog Circuit Design","created":"2026-09-29","cited_by_count":0,"area":null}],"next_cursor":null}