{"total":15,"rows":[{"id":"2402.08871","title":"Position: Topological Deep Learning is the New Frontier for Relational Learning","created":"2024-02-14","cited_by_count":66,"area":null},{"id":"2404.00477","title":"DE-HNN: An effective neural model for Circuit Netlist representation","created":"2024-03-30","cited_by_count":7,"area":null},{"id":"2309.03208","title":"A Circuit Domain Generalization Framework for Efficient Logic Synthesis in Chip Design","created":"2023-08-22","cited_by_count":6,"area":null},{"id":"2403.00012","title":"PreRoutGNN for Timing Prediction with Order Preserving Partition: Global Circuit Pre-training, Local Delay Learning and Attentional Cell Modeling","created":"2024-02-27","cited_by_count":5,"area":null},{"id":"2211.16495","title":"Graph Neural Networks: A Powerful and Versatile Tool for Advancing Design, Reliability, and Security of ICs","created":"2022-11-29","cited_by_count":3,"area":null},{"id":"2310.17418","title":"Circuit as Set of Points","created":"2023-10-26","cited_by_count":3,"area":null},{"id":"2506.07239","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","created":"2025-06-08","cited_by_count":3,"area":null},{"id":"2308.03231","title":"Imbalanced Large Graph Learning Framework for FPGA Logic Elements Packing Prediction","created":"2023-08-07","cited_by_count":1,"area":null},{"id":"2406.02651","title":"RoutePlacer: An End-to-End Routability-Aware Placer with Graph Neural Network","created":"2024-06-04","cited_by_count":1,"area":null},{"id":"2409.10653","title":"Logic Synthesis Optimization with Predictive Self-Supervision via Causal Transformers","created":"2024-09-16","cited_by_count":1,"area":null},{"id":"2508.16769","title":"DR-CircuitGNN: Training Acceleration of Heterogeneous Circuit Graph Neural Network on GPUs","created":"2025-08-22","cited_by_count":1,"area":null},{"id":"2308.00529","title":"Variational Label-Correlation Enhancement for Congestion Prediction","created":"2023-08-01","cited_by_count":0,"area":null},{"id":"2603.11075","title":"VeriHGN: Heterogeneous Graph-Based Congestion Prediction for Chip Layout Verification","created":"2026-03-10","cited_by_count":0,"area":null},{"id":"2603.27156","title":"GSR-GNN: Training Acceleration and Memory-Saving Framework of Deep GNNs on Circuit Graph","created":"2026-03-28","cited_by_count":0,"area":null},{"id":"2606.11348","title":"SwiftCTS: Fast Cross-Design Prediction and Pareto Optimization of Clock Tree Metrics via Few-Shot Calibration","created":"2026-06-09","cited_by_count":0,"area":null}],"next_cursor":null}