{"total":39,"rows":[{"id":"2306.10759","title":"SGFormer: Simplifying and Empowering Transformers for Large-Graph Representations","created":"2023-06-19","cited_by_count":133,"area":null},{"id":"2207.06190","title":"Simulation-guided Beam Search for Neural Combinatorial Optimization","created":"2022-07-13","cited_by_count":84,"area":null},{"id":"2306.17100","title":"RL4CO: an Extensive Reinforcement Learning for Combinatorial Optimization Benchmark","created":"2023-06-29","cited_by_count":71,"area":null},{"id":"2211.13382","title":"MaskPlace: Fast Chip Placement via Reinforced Visual Representation Learning","created":"2022-11-24","cited_by_count":43,"area":null},{"id":"2401.12224","title":"LLM4EDA: Emerging Progress in Large Language Models for Electronic Design Automation","created":"2023-12-28","cited_by_count":40,"area":null},{"id":"2306.16844","title":"Macro Placement by Wire-Mask-Guided Black-Box Optimization","created":"2023-06-29","cited_by_count":23,"area":null},{"id":"2203.04755","title":"Machine Learning Methods in Solving the Boolean Satisfiability Problem","created":"2022-03-02","cited_by_count":22,"area":null},{"id":"2407.15026","title":"Benchmarking End-To-End Performance of AI-Based Chip Placement Algorithms","created":"2024-07-03","cited_by_count":14,"area":null},{"id":"2205.13225","title":"DevFormer: A Symmetric Transformer for Context-Aware Device Placement","created":"2022-05-26","cited_by_count":11,"area":null},{"id":"2302.11014","title":"An Updated Assessment of Reinforcement Learning for Macro Placement","created":"2023-02-21","cited_by_count":11,"area":null},{"id":"2402.01728","title":"Hardware Phi-1.5B: A Large Language Model Encodes Hardware Domain Specific Knowledge","created":"2024-01-27","cited_by_count":10,"area":null},{"id":"2405.06758","title":"Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs","created":"2024-05-10","cited_by_count":9,"area":null},{"id":"2504.17801","title":"Evolution of Optimization Algorithms for Global Placement via Large Language Models","created":"2025-04-18","cited_by_count":6,"area":null},{"id":"2403.00012","title":"PreRoutGNN for Timing Prediction with Order Preserving Partition: Global Circuit Pre-training, Local Delay Learning and Attentional Cell Modeling","created":"2024-02-27","cited_by_count":5,"area":null},{"id":"2411.10053","title":"That Chip Has Sailed: A Critique of Unfounded Skepticism Around AI for Chip Design","created":"2024-11-15","cited_by_count":5,"area":null},{"id":"2411.15212","title":"Effective Analog ICs Floorplanning with Relational Graph Neural Networks and Reinforcement Learning","created":"2024-11-20","cited_by_count":5,"area":null},{"id":"2510.23472","title":"BBOPlace-Bench: Benchmarking Black-Box Optimization for Chip Placement","created":"2025-10-27","cited_by_count":5,"area":null},{"id":"2202.13564","title":"Towards Machine Learning for Placement and Routing in Chip Design: a Methodological Overview","created":"2022-02-28","cited_by_count":4,"area":null},{"id":"2211.16495","title":"Graph Neural Networks: A Powerful and Versatile Tool for Advancing Design, Reliability, and Security of ICs","created":"2022-11-29","cited_by_count":3,"area":null},{"id":"2212.11011","title":"Hidden-Variables Genetic Algorithm for Variable-Size Design Space Optimal Layout Problems with Application to Aerospace Vehicles","created":"2022-12-21","cited_by_count":3,"area":null},{"id":"2311.03383","title":"Toward Reinforcement Learning-based Rectilinear Macro Placement Under Human Constraints","created":"2023-11-03","cited_by_count":2,"area":null},{"id":"2210.15765","title":"An Adversarial Active Sampling-based Data Augmentation Framework for Manufacturable Chip Design","created":"2022-10-27","cited_by_count":1,"area":null},{"id":"2406.02651","title":"RoutePlacer: An End-to-End Routability-Aware Placer with Graph Neural Network","created":"2024-06-04","cited_by_count":1,"area":null},{"id":"2407.18499","title":"Non-Overlapping Placement of Macro Cells based on Reinforcement Learning in Chip Design","created":"2024-07-26","cited_by_count":1,"area":null},{"id":"2502.17632","title":"The Power of Graph Signal Processing for Chip Placement Acceleration","created":"2025-02-24","cited_by_count":1,"area":null},{"id":"2506.10577","title":"Graph Neural Networks for Automatic Addition of Optimizing Components in Printed Circuit Board Schematics","created":"2025-06-12","cited_by_count":1,"area":null},{"id":"2508.16769","title":"DR-CircuitGNN: Training Acceleration of Heterogeneous Circuit Graph Neural Network on GPUs","created":"2025-08-22","cited_by_count":1,"area":null},{"id":"2602.19330","title":"CTS-Bench: Benchmarking Graph Coarsening Trade-offs for GNNs in Clock Tree Synthesis","created":"2026-02-22","cited_by_count":1,"area":null},{"id":"2603.28733","title":"See it to Place it: Evolving Macro Placements with Vision-Language Models","created":"2026-03-30","cited_by_count":1,"area":null},{"id":"2606.08904","title":"Order Matters: Unveiling the Hidden Impact of Macro Placement Sequences via Proxy-Guided LLM Evolution","created":"2026-06-08","cited_by_count":1,"area":null},{"id":"2205.09289","title":"Routing and Placement of Macros using Deep Reinforcement Learning","created":"2022-05-19","cited_by_count":0,"area":null},{"id":"2404.13061","title":"FPGA Divide-and-Conquer Placement using Deep Reinforcement Learning","created":"2024-04-11","cited_by_count":0,"area":null},{"id":"2406.10538","title":"Addressing Large Action Spaces in 3D Floorplanning via Spatial Generalization","created":"2024-06-15","cited_by_count":0,"area":null},{"id":"2501.05667","title":"TransPlace: Transferable Circuit Global Placement via Graph Neural Network","created":"2025-01-10","cited_by_count":0,"area":null},{"id":"2511.08054","title":"Re$^{\\text{2}}$MaP: Macro Placement by Recursively Prototyping and Packing Tree-based Relocating","created":"2025-11-11","cited_by_count":0,"area":null},{"id":"2601.22476","title":"RulePlanner: All-in-One Reinforcement Learner for Unifying Design Rules in 3D Floorplanning","created":"2026-01-30","cited_by_count":0,"area":null},{"id":"2602.11187","title":"TDPNavigator-Placer: Thermal- and Wirelength-Aware Chiplet Placement in 2.5D Systems Through Multi-Agent Reinforcement Learning","created":"2026-01-30","cited_by_count":0,"area":null},{"id":"2602.23540","title":"Component Centric Placement Using Deep Reinforcement Learning","created":"2026-02-26","cited_by_count":0,"area":null},{"id":"2609.39749","title":"Validity-Preserving Hierarchical RL for Joint Routing and Switch Placement in EDA","created":"2026-09-30","cited_by_count":0,"area":null}],"next_cursor":null}