{"total":27,"rows":[{"id":"2305.15930","title":"End-to-End Meta-Bayesian Optimisation with Transformer Neural Processes","created":"2023-05-25","cited_by_count":32,"area":null},{"id":"2407.15026","title":"Benchmarking End-To-End Performance of AI-Based Chip Placement Algorithms","created":"2024-07-03","cited_by_count":14,"area":null},{"id":"2502.01681","title":"DeepGate4: Efficient and Effective Representation Learning for Circuit Design at Scale","created":"2025-02-02","cited_by_count":12,"area":null},{"id":"2502.12732","title":"Circuit Representation Learning with Masked Gate Modeling and Verilog-AIG Alignment","created":"2025-02-18","cited_by_count":8,"area":null},{"id":"2302.10977","title":"HLSDataset: Open-Source Dataset for ML-Assisted FPGA Design using High Level Synthesis","created":"2023-02-17","cited_by_count":4,"area":null},{"id":"2305.13164","title":"INVICTUS: Optimizing Boolean Logic Circuit Synthesis via Synergistic Learning and Search","created":"2023-05-22","cited_by_count":3,"area":null},{"id":"2411.00843","title":"The Graph's Apprentice: Teaching an LLM Low Level Knowledge for Circuit Quality Estimation","created":"2024-10-30","cited_by_count":3,"area":null},{"id":"2411.09422","title":"OpenLS-DGF: An Adaptive Open-Source Dataset Generation Framework for Machine Learning Tasks in Logic Synthesis","created":"2024-11-14","cited_by_count":3,"area":null},{"id":"2506.07239","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","created":"2025-06-08","cited_by_count":3,"area":null},{"id":"2312.01674","title":"EDALearn: A Comprehensive RTL-to-Signoff EDA Benchmark for Democratized and Reproducible ML for EDA Research","created":"2023-12-04","cited_by_count":2,"area":null},{"id":"2409.06077","title":"MTLSO: A Multi-Task Learning Approach for Logic Synthesis Optimization","created":"2024-09-09","cited_by_count":2,"area":null},{"id":"2204.02368","title":"Too Big to Fail? Active Few-Shot Learning Guided Logic Synthesis","created":"2022-04-05","cited_by_count":1,"area":null},{"id":"2207.11437","title":"The prediction of the quality of results in Logic Synthesis using Transformer and Graph Neural Networks","created":"2022-07-23","cited_by_count":1,"area":null},{"id":"2210.16606","title":"Neural Combinatorial Logic Circuit Synthesis from Input-Output Examples","created":"2022-10-29","cited_by_count":1,"area":null},{"id":"2310.10560","title":"Towards the Imagenets of ML4EDA","created":"2023-10-16","cited_by_count":1,"area":null},{"id":"2402.17918","title":"The Seeker's Dilemma: Realistic Formulation and Benchmarking for Hardware Trojan Detection","created":"2024-02-27","cited_by_count":1,"area":null},{"id":"2409.10653","title":"Logic Synthesis Optimization with Predictive Self-Supervision via Causal Transformers","created":"2024-09-16","cited_by_count":1,"area":null},{"id":"2410.06460","title":"A Benchmark on Directed Graph Representation Learning in Hardware Designs","created":"2024-10-09","cited_by_count":1,"area":null},{"id":"2411.10481","title":"Boolean-aware Boolean Circuit Classification: A Comprehensive Study on Graph Neural Network","created":"2024-11-13","cited_by_count":1,"area":null},{"id":"2505.21988","title":"Functional Matching of Logic Subgraphs: Beyond Structural Isomorphism","created":"2025-05-28","cited_by_count":1,"area":null},{"id":"2506.06787","title":"FuncGNN: Learning Functional Semantics of Logic Circuits with Graph Neural Networks","created":"2025-06-07","cited_by_count":1,"area":null},{"id":"2604.08810","title":"R2G: A Multi-View Circuit Graph Benchmark Suite from RTL to GDSII","created":"2026-04-09","cited_by_count":1,"area":null},{"id":"2604.11202","title":"CapBench: A Multi-PDK Dataset for Machine-Learning-Based Post-Layout Capacitance Extraction","created":"2026-04-13","cited_by_count":1,"area":null},{"id":"2410.15550","title":"Hiding in Plain Sight: Reframing Hardware Trojan Benchmarking as a Hide&Seek Modification","created":"2024-10-21","cited_by_count":0,"area":null},{"id":"2511.02196","title":"BoolSkeleton: Boolean Network Skeletonization via Homogeneous Pattern Reduction","created":"2025-11-04","cited_by_count":0,"area":null},{"id":"2603.27156","title":"GSR-GNN: Training Acceleration and Memory-Saving Framework of Deep GNNs on Circuit Graph","created":"2026-03-28","cited_by_count":0,"area":null},{"id":"2610.09549","title":"CircuitGate: Logic-Consistent Circuit-Level Functional Modeling for And-Inverter Graphs","created":"2026-10-07","cited_by_count":0,"area":null}],"next_cursor":null}