{"total":16,"rows":[{"id":"2411.12930","title":"LEDRO: LLM-Enhanced Design Space Reduction and Optimization for Analog Circuits","created":"2024-11-19","cited_by_count":22,"area":null},{"id":"2508.02518","title":"AnalogCoder-Pro: Unifying Analog Circuit Generation and Optimization via Multi-modal LLMs","created":"2025-08-04","cited_by_count":15,"area":null},{"id":"2407.07346","title":"INSIGHT: Universal Neural Simulator for Analog Circuits Harnessing Autoregressive Transformers","created":"2024-07-10","cited_by_count":8,"area":null},{"id":"2509.14169","title":"TopoSizing: An LLM-aided Framework of Topology-based Understanding and Sizing for AMS Circuits","created":"2025-09-17","cited_by_count":7,"area":null},{"id":"2411.13890","title":"GraCo -- A Graph Composer for Integrated Circuits","created":"2024-11-21","cited_by_count":2,"area":null},{"id":"2502.08949","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","created":"2025-02-13","cited_by_count":2,"area":null},{"id":"2311.17073","title":"Practical Layout-Aware Analog/Mixed-Signal Design Automation with Bayesian Neural Networks","created":"2023-11-27","cited_by_count":1,"area":null},{"id":"2411.01008","title":"AI-Guided Codesign Framework for Novel Material and Device Design applied to MTJ-based True Random Number Generators","created":"2024-11-01","cited_by_count":1,"area":null},{"id":"2506.00007","title":"Emerging ML-AI Techniques for Analog and RF EDA","created":"2025-05-12","cited_by_count":1,"area":null},{"id":"2506.01497","title":"SPICEMixer - Netlist-Level Circuit Evolution","created":"2025-06-02","cited_by_count":1,"area":null},{"id":"2601.14541","title":"Report for NSF Workshop on AI for Electronic Design Automation","created":"2026-01-20","cited_by_count":1,"area":null},{"id":"2601.21984","title":"PowerGenie: Analytically-Guided Evolutionary Discovery of Superior Reconfigurable Power Converters","created":"2026-01-29","cited_by_count":1,"area":null},{"id":"2605.01404","title":"AMSnet-q: Unsupervised Circuit Identification and Performance Labeling for AMS Circuits","created":"2026-05-02","cited_by_count":0,"area":null},{"id":"2608.23317","title":"Spicing up Genetic Netlist Generation with LLMs","created":"2026-08-24","cited_by_count":0,"area":null},{"id":"2609.34976","title":"Inspector: Conversational and Lightweight Analyzer of Analog Circuit Layouts Using LLM and CNNs","created":"2026-09-28","cited_by_count":0,"area":null},{"id":"2609.35035","title":"THEIA: A Multimodal Dataset and Benchmark for Vision-Language Analysis of Layout","created":"2026-09-28","cited_by_count":0,"area":null}],"next_cursor":null}