{"total":16,"rows":[{"id":"2110.13041","title":"Applications and Techniques for Fast Machine Learning in Science","created":"2021-10-25","cited_by_count":32,"area":null},{"id":"2503.02891","title":"Vision Transformers on the Edge: A Comprehensive Survey of Model Compression and Acceleration Strategies","created":"2025-02-26","cited_by_count":24,"area":null},{"id":"2305.10459","title":"AnalogNAS: A Neural Network Design Framework for Accurate Inference with Analog In-Memory Computing","created":"2023-05-17","cited_by_count":10,"area":null},{"id":"2209.06383","title":"Analysis of Quantization on MLP-based Vision Models","created":"2022-09-14","cited_by_count":5,"area":null},{"id":"2311.02758","title":"M4BRAM: Mixed-Precision Matrix-Matrix Multiplication in FPGA Block RAMs","created":"2023-11-05","cited_by_count":5,"area":null},{"id":"2409.04833","title":"Achieving Peak Performance for Large Language Models: A Systematic Review","created":"2024-09-07","cited_by_count":4,"area":null},{"id":"2502.05850","title":"MetaML-Pro: Cross-Stage Design Flow Automation for Efficient Deep Learning Acceleration","created":"2025-02-09","cited_by_count":4,"area":null},{"id":"2306.08746","title":"MetaML: Automating Customizable Cross-Stage Design-Flow for Deep Learning Acceleration","created":"2023-06-14","cited_by_count":3,"area":null},{"id":"2308.11334","title":"DeepBurning-MixQ: An Open Source Mixed-Precision Neural Network Accelerator Design Framework for FPGAs","created":"2023-08-22","cited_by_count":3,"area":null},{"id":"2106.15021","title":"How to Reach Real-Time AI on Consumer Devices? Solutions for Programmable and Custom Architectures","created":"2021-06-21","cited_by_count":2,"area":null},{"id":"2111.12787","title":"Algorithm and Hardware Co-design for Reconfigurable CNN Accelerator","created":"2021-11-24","cited_by_count":2,"area":null},{"id":"2302.12510","title":"DyBit: Dynamic Bit-Precision Numbers for Efficient Quantized Neural Network Inference","created":"2023-02-24","cited_by_count":2,"area":null},{"id":"2304.06745","title":"End-to-end codesign of Hessian-aware quantized neural networks for FPGAs and ASICs","created":"2023-04-13","cited_by_count":2,"area":null},{"id":"2306.05785","title":"End-to-End Neural Network Compression via $\\frac{\\ell_1}{\\ell_2}$ Regularized Latency Surrogates","created":"2023-06-09","cited_by_count":1,"area":null},{"id":"2601.19940","title":"Continuous-Flow Data-Rate-Aware CNN Inference on FPGA","created":"2026-01-16","cited_by_count":1,"area":null},{"id":"2205.02162","title":"UnrealNAS: Can We Search Neural Architectures with Unreal Data?","created":"2022-05-04","cited_by_count":0,"area":null}],"next_cursor":null}