{"total":15,"rows":[{"id":"2102.07952","title":"A Survey of Machine Learning for Computer Architecture and Systems","created":"2021-02-16","cited_by_count":53,"area":null},{"id":"2102.10423","title":"An Evaluation of Edge TPU Accelerators for Convolutional Neural Networks","created":"2021-02-20","cited_by_count":39,"area":null},{"id":"2110.11346","title":"Data-Driven Offline Optimization For Architecting Hardware Accelerators","created":"2021-10-20","cited_by_count":29,"area":null},{"id":"2105.12842","title":"A Full-Stack Search Technique for Domain Optimized Deep Learning Accelerators","created":"2021-05-26","cited_by_count":19,"area":null},{"id":"2411.14708","title":"Understanding LLM Embeddings for Regression","created":"2024-11-22","cited_by_count":19,"area":null},{"id":"2207.13676","title":"Open Source Vizier: Distributed Infrastructure and API for Reliable and Flexible Blackbox Optimization","created":"2022-07-27","cited_by_count":18,"area":null},{"id":"2210.03894","title":"GRANITE: A Graph Neural Network Model for Basic Block Throughput Estimation","created":"2022-10-08","cited_by_count":9,"area":null},{"id":"2108.08295","title":"AIRCHITECT: Learning Custom Architecture Design and Mapping Space","created":"2021-08-16","cited_by_count":4,"area":null},{"id":"2509.10702","title":"DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators","created":"2025-09-12","cited_by_count":4,"area":null},{"id":"2404.10921","title":"Tao: Re-Thinking DL-based Microarchitecture Simulation","created":"2024-04-16","cited_by_count":3,"area":null},{"id":"2503.23076","title":"Concorde: Fast and Accurate CPU Performance Modeling with Compositional Analytical-ML Fusion","created":"2025-03-29","cited_by_count":3,"area":null},{"id":"2110.08685","title":"A Learning-based Approach Towards Automated Tuning of SSD Configurations","created":"2021-10-17","cited_by_count":1,"area":null},{"id":"2102.02988","title":"AutoPilot: Automating SoC Design Space Exploration for SWaP Constrained Autonomous UAVs","created":"2021-02-05","cited_by_count":0,"area":null},{"id":"2207.07917","title":"Chimera: A Hybrid Machine Learning Driven Multi-Objective Design Space Exploration Tool for FPGA High-Level Synthesis","created":"2022-07-03","cited_by_count":0,"area":null},{"id":"2410.06553","title":"DCP: Learning Accelerator Dataflow for Neural Network via Propagation","created":"2024-10-09","cited_by_count":0,"area":null}],"next_cursor":null}