{"total":30,"rows":[{"id":"2112.00133","title":"PokeBNN: A Binary Pursuit of Lightweight Accuracy","created":"2021-11-30","cited_by_count":49,"area":null},{"id":"2110.06804","title":"A comprehensive review of Binary Neural Network","created":"2021-10-11","cited_by_count":45,"area":null},{"id":"2411.04732","title":"Convolutional Differentiable Logic Gate Networks","created":"2024-11-07","cited_by_count":37,"area":null},{"id":"2312.15159","title":"Understanding the Potential of FPGA-Based Spatial Acceleration for Large Language Model Inference","created":"2023-12-23","cited_by_count":33,"area":null},{"id":"2108.09187","title":"Quantization Backdoors to Deep Learning Commercial Frameworks","created":"2021-08-20","cited_by_count":29,"area":null},{"id":"2105.03536","title":"Pareto-Optimal Quantized ResNet Is Mostly 4-bit","created":"2021-05-07","cited_by_count":26,"area":null},{"id":"2301.11233","title":"BiBench: Benchmarking and Analyzing Network Binarization","created":"2023-01-26","cited_by_count":22,"area":null},{"id":"2103.15750","title":"Enabling Design Methodologies and Future Trends for Edge AI: Specialization and Co-design","created":"2021-03-25","cited_by_count":13,"area":null},{"id":"2203.04894","title":"A Brain-Inspired Low-Dimensional Computing Classifier for Inference on Tiny Devices","created":"2022-03-09","cited_by_count":11,"area":null},{"id":"2312.02210","title":"Low-Precision Mixed-Computation Models for Inference on Edge","created":"2023-12-03","cited_by_count":4,"area":null},{"id":"2404.00103","title":"PikeLPN: Mitigating Overlooked Inefficiencies of Low-Precision Neural Networks","created":"2024-03-29","cited_by_count":4,"area":null},{"id":"2504.16269","title":"COBRA: Algorithm-Architecture Co-optimized Binary Transformer Accelerator for Edge Inference","created":"2025-04-22","cited_by_count":4,"area":null},{"id":"2105.03822","title":"RBNN: Memory-Efficient Reconfigurable Deep Binary Neural Network with IP Protection for Internet of Things","created":"2021-05-09","cited_by_count":3,"area":null},{"id":"2305.02885","title":"Input Layer Binarization with Bit-Plane Encoding","created":"2023-05-04","cited_by_count":3,"area":null},{"id":"2107.12824","title":"A Low-Cost Neural ODE with Depthwise Separable Convolution for Edge Domain Adaptation on FPGAs","created":"2021-07-27","cited_by_count":2,"area":null},{"id":"2207.09049","title":"RepBNN: towards a precise Binary Neural Network with Enhanced Feature Map via Repeating","created":"2022-07-19","cited_by_count":2,"area":null},{"id":"2504.19797","title":"Dynamic Tsetlin Machine Accelerators for On-Chip Training at the Edge using FPGAs","created":"2025-04-28","cited_by_count":2,"area":null},{"id":"2308.06227","title":"Comprehensive Benchmarking of Binary Neural Networks on NVM Crossbar Architectures","created":"2023-08-11","cited_by_count":1,"area":null},{"id":"2401.17544","title":"Trainable Fixed-Point Quantization for Deep Learning Acceleration on FPGAs","created":"2024-01-31","cited_by_count":1,"area":null},{"id":"2407.04964","title":"ZOBNN: Zero-Overhead Dependable Design of Binary Neural Networks with Deliberately Quantized Parameters","created":"2024-07-06","cited_by_count":1,"area":null},{"id":"2502.07823","title":"Runtime Tunable Tsetlin Machines for Edge Inference on eFPGAs","created":"2025-02-10","cited_by_count":1,"area":null},{"id":"2603.19296","title":"TTQ: Activation-Aware Test-Time Quantization to Accelerate LLM Inference On The Fly","created":"2026-03-11","cited_by_count":1,"area":null},{"id":"2607.08427","title":"FPGN: Redefining Ultra-Fast Programmable Gate-based Neural Acceleration with Differentiable LUTs","created":"2026-07-09","cited_by_count":1,"area":null},{"id":"2212.00608","title":"Exploiting Kernel Compression on BNNs","created":"2022-12-01","cited_by_count":0,"area":null},{"id":"2405.08020","title":"ReActXGB: A Hybrid Binary Convolutional Neural Network Architecture for Improved Performance and Computational Efficiency","created":"2024-05-11","cited_by_count":0,"area":null},{"id":"2407.02362","title":"Mitigating scalability challenges in LUT-based neural networks via pruning optimisations","created":"2024-07-02","cited_by_count":0,"area":null},{"id":"2410.05189","title":"Variable Resolution Pixel Quantization for Low Power Machine Vision Application on Edge","created":"2024-10-07","cited_by_count":0,"area":null},{"id":"2410.11553","title":"Efficiera Residual Networks: Hardware-Friendly Fully Binary Weight with 2-bit Activation Model Achieves Practical ImageNet Accuracy","created":"2024-10-15","cited_by_count":0,"area":null},{"id":"2505.13462","title":"End-to-end fully-binarized network design: from Generic Learned Thermometer to Block Pruning","created":"2025-05-05","cited_by_count":0,"area":null},{"id":"2608.26233","title":"Pruning Binarized Neural Networks: A Dedicated Framework and Globally Weighted Algorithms","created":"2026-08-26","cited_by_count":0,"area":null}],"next_cursor":null}