{"total":23,"rows":[{"id":"2103.05579","title":"hls4ml: An Open-Source Codesign Workflow to Empower Scientific Low-Power Machine Learning Devices","created":"2021-03-09","cited_by_count":62,"area":null},{"id":"2309.02031","title":"A survey on efficient vision transformers: algorithms, techniques, and performance benchmarking","created":"2023-09-05","cited_by_count":41,"area":null},{"id":"2102.11289","title":"Ps and Qs: Quantization-aware pruning for efficient low latency neural network inference","created":"2021-02-22","cited_by_count":31,"area":null},{"id":"2208.05163","title":"Auto-ViT-Acc: An FPGA-Aware Automatic Acceleration Framework for Vision Transformer with Mixed-Scheme Quantization","created":"2022-08-10","cited_by_count":29,"area":null},{"id":"2112.06126","title":"Neural Network Quantization for Efficient Inference: A Survey","created":"2021-12-08","cited_by_count":14,"area":null},{"id":"2207.01578","title":"Quantum Neural Network Compression","created":"2022-07-04","cited_by_count":12,"area":null},{"id":"2309.08186","title":"A Precision-Scalable RISC-V DNN Processor with On-Device Learning Capability at the Extreme Edge","created":"2023-09-15","cited_by_count":11,"area":null},{"id":"2206.11791","title":"Open-source FPGA-ML codesign for the MLPerf Tiny Benchmark","created":"2022-06-23","cited_by_count":9,"area":null},{"id":"2405.00645","title":"HGQ: High Granularity Quantization for Real-time Neural Networks on FPGAs","created":"2024-05-01","cited_by_count":9,"area":null},{"id":"2111.00153","title":"RMSMP: A Novel Deep Neural Network Quantization Framework with Row-wise Mixed Schemes and Multiple Precisions","created":"2021-10-30","cited_by_count":6,"area":null},{"id":"2301.07247","title":"Tailor: Altering Skip Connections for Resource-Efficient Inference","created":"2023-01-18","cited_by_count":6,"area":null},{"id":"2301.11810","title":"BOMP-NAS: Bayesian Optimization Mixed Precision NAS","created":"2023-01-27","cited_by_count":4,"area":null},{"id":"2312.17612","title":"Bespoke Approximation of Multiplication-Accumulation and Activation Targeting Printed Multilayer Perceptrons","created":"2023-12-29","cited_by_count":4,"area":null},{"id":"2112.08193","title":"N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores","created":"2021-12-15","cited_by_count":3,"area":null},{"id":"2206.05128","title":"Real-time Hyper-Dimensional Reconfiguration at the Edge using Hardware Accelerators","created":"2022-06-10","cited_by_count":2,"area":null},{"id":"2411.11852","title":"LUTMUL: Exceed Conventional FPGA Roofline Limit by LUT-based Efficient Multiplication for Neural Network Inference","created":"2024-11-01","cited_by_count":2,"area":null},{"id":"2409.20403","title":"Accelerating PoT Quantization on Edge Devices","created":"2024-09-30","cited_by_count":1,"area":null},{"id":"2605.01931","title":"SwiftChannel: Algorithm-Hardware Co-Design for Deep Learning-Based 5G Channel Estimation","created":"2026-05-03","cited_by_count":1,"area":null},{"id":"2605.06082","title":"PoTAcc: A Pipeline for End-to-End Acceleration of Power-of-Two Quantized DNNs","created":"2026-05-07","cited_by_count":1,"area":null},{"id":"2110.04861","title":"A Deep Learning Inference Scheme Based on Pipelined Matrix Multiplication Acceleration Design and Non-uniform Quantization","created":"2021-10-10","cited_by_count":0,"area":null},{"id":"2111.00155","title":"ILMPQ : An Intra-Layer Multi-Precision Deep Neural Network Quantization framework for FPGA","created":"2021-10-30","cited_by_count":0,"area":null},{"id":"2206.01244","title":"Real-Time Portrait Stylization on the Edge","created":"2022-06-02","cited_by_count":0,"area":null},{"id":"2211.06982","title":"FullPack: Full Vector Utilization for Sub-Byte Quantized Inference on General Purpose CPUs","created":"2022-11-13","cited_by_count":0,"area":null}],"next_cursor":null}