{"total":31,"rows":[{"id":"2302.14017","title":"Full Stack Optimization of Transformer Inference: a Survey","created":"2023-02-27","cited_by_count":80,"area":null},{"id":"2102.07952","title":"A Survey of Machine Learning for Computer Architecture and Systems","created":"2021-02-16","cited_by_count":53,"area":null},{"id":"2107.08147","title":"AutoFL: Enabling Heterogeneity-Aware Energy Efficient Federated Learning","created":"2021-07-16","cited_by_count":39,"area":null},{"id":"2204.11786","title":"Enable Deep Learning on Mobile Devices: Methods, Systems, and Applications","created":"2022-04-25","cited_by_count":32,"area":null},{"id":"2110.11346","title":"Data-Driven Offline Optimization For Architecting Hardware Accelerators","created":"2021-10-20","cited_by_count":29,"area":null},{"id":"2105.13258","title":"NAAS: Neural Accelerator Architecture Search","created":"2021-05-27","cited_by_count":24,"area":null},{"id":"2105.12842","title":"A Full-Stack Search Technique for Domain Optimized Deep Learning Accelerators","created":"2021-05-26","cited_by_count":19,"area":null},{"id":"2109.12021","title":"Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning","created":"2021-09-24","cited_by_count":18,"area":null},{"id":"2104.13997","title":"MAGMA: An Optimization Framework for Mapping Multiple DNNs on Multiple Accelerator Cores","created":"2021-04-28","cited_by_count":15,"area":null},{"id":"2401.05442","title":"Functional Graphical Models: Structure Enables Offline Data-Driven Optimization","created":"2024-01-08","cited_by_count":11,"area":null},{"id":"2105.01585","title":"HASCO: Towards Agile HArdware and Software CO-design for Tensor Computation","created":"2021-05-04","cited_by_count":10,"area":null},{"id":"2202.10935","title":"EF-Train: Enable Efficient On-device CNN Training on FPGA Through Data Reshaping for Online Adaptation or Personalization","created":"2022-02-18","cited_by_count":9,"area":null},{"id":"2201.11220","title":"DiGamma: Domain-aware Genetic Algorithm for HW-Mapping Co-optimization for DNN Accelerators","created":"2022-01-26","cited_by_count":7,"area":null},{"id":"2204.09514","title":"Special Session: Towards an Agile Design Methodology for Efficient, Reliable, and Secure ML Systems","created":"2022-04-18","cited_by_count":6,"area":null},{"id":"2306.08888","title":"ArchGym: An Open-Source Gymnasium for Machine Learning Assisted Architecture Design","created":"2023-06-15","cited_by_count":6,"area":null},{"id":"2405.00790","title":"SCAR: Scheduling Multi-Model AI Workloads on Heterogeneous Multi-Chiplet Module Accelerators","created":"2024-05-01","cited_by_count":6,"area":null},{"id":"2108.08295","title":"AIRCHITECT: Learning Custom Architecture Design and Mapping Space","created":"2021-08-16","cited_by_count":4,"area":null},{"id":"2208.12392","title":"DiVa: An Accelerator for Differentially Private Machine Learning","created":"2022-08-26","cited_by_count":4,"area":null},{"id":"2407.13143","title":"Integrated Hardware Architecture and Device Placement Search","created":"2024-07-18","cited_by_count":4,"area":null},{"id":"2211.16669","title":"FedGPO: Heterogeneity-Aware Global Parameter Optimization for Efficient Federated Learning","created":"2022-11-30","cited_by_count":3,"area":null},{"id":"2106.09180","title":"RHNAS: Realizable Hardware and Neural Architecture Search","created":"2021-06-17","cited_by_count":2,"area":null},{"id":"2201.11218","title":"DNNFuser: Generative Pre-Trained Transformer as a Generalized Mapper for Layer Fusion in DNN Accelerators","created":"2022-01-26","cited_by_count":2,"area":null},{"id":"2210.03731","title":"Demystifying Map Space Exploration for NPUs","created":"2022-10-07","cited_by_count":2,"area":null},{"id":"2101.04799","title":"Self-Adaptive Reconfigurable Arrays (SARA): Using ML to Assist Scaling GEMM Acceleration","created":"2021-01-12","cited_by_count":1,"area":null},{"id":"2208.00800","title":"GANDSE: Generative Adversarial Network based Design Space Exploration for Neural Network Accelerator Design","created":"2022-08-01","cited_by_count":1,"area":null},{"id":"2501.09954","title":"AIRCHITECT v2: Learning the Hardware Accelerator Design Space through Unified Representations","created":"2025-01-17","cited_by_count":1,"area":null},{"id":"2104.13671","title":"Continual Learning Approach for Improving the Data and Computation Mapping in Near-Memory Processing System","created":"2021-04-28","cited_by_count":0,"area":null},{"id":"2211.16385","title":"Multi-Agent Reinforcement Learning for Microprocessor Design Space Exploration","created":"2022-11-29","cited_by_count":0,"area":null},{"id":"2302.06126","title":"Expediting Distributed DNN Training with Device Topology-Aware Graph Deployment","created":"2023-02-13","cited_by_count":0,"area":null},{"id":"2303.08054","title":"Statistical Hardware Design With Multi-model Active Learning","created":"2023-03-14","cited_by_count":0,"area":null},{"id":"2508.12906","title":"SparseMap: A Sparse Tensor Accelerator Framework Based on Evolution Strategy","created":"2025-08-18","cited_by_count":0,"area":null}],"next_cursor":null}