{"total":17,"rows":[{"id":"2208.06118","title":"An Algorithm-Hardware Co-Optimized Framework for Accelerating N:M Sparse Transformers","created":"2022-08-12","cited_by_count":29,"area":null},{"id":"2107.07983","title":"S2TA: Exploiting Structured Sparsity for Energy-Efficient Mobile CNN Acceleration","created":"2021-07-16","cited_by_count":19,"area":null},{"id":"2203.00091","title":"Dynamic N:M Fine-grained Structured Sparse Attention Mechanism","created":"2022-02-28","cited_by_count":14,"area":null},{"id":"2302.08687","title":"VEGETA: Vertically-Integrated Extensions for Sparse/Dense GEMM Tile Acceleration on CPUs","created":"2023-02-17","cited_by_count":9,"area":null},{"id":"2403.07953","title":"Enabling Unstructured Sparse Acceleration on Structured Sparse Accelerators","created":"2024-03-12","cited_by_count":8,"area":null},{"id":"2102.07071","title":"Doping: A technique for efficient compression of LSTM models using sparse structured additive matrices","created":"2021-02-14","cited_by_count":5,"area":null},{"id":"2203.11540","title":"Scale-out Systolic Arrays","created":"2022-03-22","cited_by_count":5,"area":null},{"id":"2105.14156","title":"SMASH: Sparse Matrix Atomic Scratchpad Hashing","created":"2021-05-29","cited_by_count":3,"area":null},{"id":"2212.03034","title":"Integration of a systolic array based hardware accelerator into a DNN operator auto-tuning framework","created":"2022-12-06","cited_by_count":3,"area":null},{"id":"2412.10261","title":"MVQ:Towards Efficient DNN Compression and Acceleration with Masked Vector Quantization","created":"2024-12-13","cited_by_count":2,"area":null},{"id":"2412.17966","title":"tuGEMM: Area-Power-Efficient Temporal Unary GEMM Architecture for Low-Precision Edge AI","created":"2024-12-23","cited_by_count":2,"area":null},{"id":"2411.10285","title":"Systolic Arrays and Structured Pruning Co-design for Efficient Transformers in Edge Systems","created":"2024-11-15","cited_by_count":1,"area":null},{"id":"2504.18628","title":"Periodic Online Testing for Sparse Systolic Tensor Arrays","created":"2025-04-25","cited_by_count":1,"area":null},{"id":"2106.12810","title":"A Construction Kit for Efficient Low Power Neural Network Accelerator Designs","created":"2021-06-24","cited_by_count":0,"area":null},{"id":"2503.11685","title":"CORDIC Is All You Need","created":"2025-03-04","cited_by_count":0,"area":null},{"id":"2605.24391","title":"MX-SAFE: Versatile Inference- and Training-Proof Microscaling Format with On-the-Fly Exponent and Mantissa Bit Allocation","created":"2026-05-23","cited_by_count":0,"area":null},{"id":"2608.22378","title":"Precision-Aware Variable Bit Processing Elements for Hardware-Efficient Systolic Array Designs","created":"2026-08-23","cited_by_count":0,"area":null}],"next_cursor":null}