{"total":89,"rows":[{"id":"2107.10845","title":"QuantumNAS: Noise-Adaptive Search for Robust Quantum Circuits","created":"2021-07-22","cited_by_count":98,"area":null},{"id":"2405.14918","title":"AnalogCoder: Analog Circuit Design via Training-Free Code Generation","created":"2024-05-23","cited_by_count":84,"area":null},{"id":"2102.03357","title":"Machine Learning for Electronic Design Automation: A Survey","created":"2021-01-10","cited_by_count":72,"area":null},{"id":"2308.16406","title":"CktGNN: Circuit Graph Neural Network for Electronic Design Automation","created":"2023-08-31","cited_by_count":58,"area":null},{"id":"2102.07952","title":"A Survey of Machine Learning for Computer Architecture and Systems","created":"2021-02-16","cited_by_count":53,"area":null},{"id":"2406.18770","title":"ADO-LLM: Analog Design Bayesian Optimization with In-Context Learning of Large Language Models","created":"2024-06-26","cited_by_count":44,"area":null},{"id":"2503.00205","title":"AnalogGenie: A Generative Engine for Automatic Discovery of Analog Circuit Topologies","created":"2025-02-28","cited_by_count":37,"area":null},{"id":"2204.11786","title":"Enable Deep Learning on Mobile Devices: Methods, Systems, and Applications","created":"2022-04-25","cited_by_count":32,"area":null},{"id":"2206.07922","title":"Challenges and Opportunities in Deep Reinforcement Learning with Graph Neural Networks: A Comprehensive review of Algorithms and Applications","created":"2022-06-16","cited_by_count":30,"area":null},{"id":"2411.12930","title":"LEDRO: LLM-Enhanced Design Space Reduction and Optimization for Analog Circuits","created":"2024-11-19","cited_by_count":22,"area":null},{"id":"2204.06127","title":"Reinforcement learning on graphs: A survey","created":"2022-04-13","cited_by_count":20,"area":null},{"id":"2110.00211","title":"DNN-Opt: An RL Inspired Optimization for Analog Circuit Sizing using Deep Neural Networks","created":"2021-10-01","cited_by_count":18,"area":null},{"id":"2412.19824","title":"AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models","created":"2024-12-17","cited_by_count":18,"area":null},{"id":"2405.19650","title":"Few for Many: Tchebycheff Set Scalarization for Many-Objective Optimization","created":"2024-05-30","cited_by_count":16,"area":null},{"id":"2411.13560","title":"AMSnet-KG: A Netlist Dataset for LLM-based AMS Circuit Auto-Design Using Knowledge Graph RAG","created":"2024-11-07","cited_by_count":16,"area":null},{"id":"2211.05368","title":"A Comprehensive Survey on Distributed Training of Graph Neural Networks","created":"2022-11-10","cited_by_count":15,"area":null},{"id":"2508.02518","title":"AnalogCoder-Pro: Unifying Analog Circuit Generation and Optimization via Multi-modal LLMs","created":"2025-08-04","cited_by_count":15,"area":null},{"id":"2203.15913","title":"Pretraining Graph Neural Networks for few-shot Analog Circuit Modeling and Design","created":"2022-03-29","cited_by_count":13,"area":null},{"id":"2104.06214","title":"BlockGNN: Towards Efficient GNN Acceleration Using Block-Circulant Weight Matrices","created":"2021-04-13","cited_by_count":11,"area":null},{"id":"2204.13103","title":"FlowGNN: A Dataflow Architecture for Real-Time Workload-Agnostic Graph Neural Network Inference","created":"2022-04-27","cited_by_count":11,"area":null},{"id":"2310.19142","title":"MAG-GNN: Reinforcement Learning Boosted Graph Neural Network","created":"2023-10-29","cited_by_count":11,"area":null},{"id":"2502.02764","title":"LLM-USO: Large Language Model-based Universal Sizing Optimizer","created":"2025-02-04","cited_by_count":11,"area":null},{"id":"2506.03122","title":"AUTOCIRCUIT-RL: Reinforcement Learning-Driven LLM for Automated Circuit Topology Generation","created":"2025-06-03","cited_by_count":11,"area":null},{"id":"2511.03697","title":"AnaFlow: Agentic LLM-based Workflow for Reasoning-Driven Explainable and Sample-Efficient Analog Circuit Sizing","created":"2025-11-05","cited_by_count":11,"area":"lr"},{"id":"2204.12948","title":"Domain Knowledge-Infused Deep Learning for Automated Analog/Radio-Frequency Circuit Parameter Optimization","created":"2022-04-27","cited_by_count":10,"area":null},{"id":"2206.06975","title":"DeepTPI: Test Point Insertion with Deep Reinforcement Learning","created":"2022-06-07","cited_by_count":10,"area":null},{"id":"2406.09606","title":"Cross-Modality Program Representation Learning for Electronic Design Automation with High-Level Synthesis","created":"2024-06-13","cited_by_count":10,"area":null},{"id":"2201.08475","title":"GenGNN: A Generic FPGA Framework for Graph Neural Network Acceleration","created":"2022-01-20","cited_by_count":9,"area":null},{"id":"2209.03465","title":"TAG: Learning Circuit Spatial Embedding From Layouts","created":"2022-09-07","cited_by_count":9,"area":null},{"id":"2405.06758","title":"Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs","created":"2024-05-10","cited_by_count":9,"area":null},{"id":"2407.18272","title":"AICircuit: A Multi-Level Dataset and Benchmark for AI-Driven Analog Integrated Circuit Design","created":"2024-07-22","cited_by_count":9,"area":null},{"id":"2407.07346","title":"INSIGHT: Universal Neural Simulator for Analog Circuits Harnessing Autoregressive Transformers","created":"2024-07-10","cited_by_count":8,"area":null},{"id":"2407.20912","title":"What Are Good Positional Encodings for Directed Graphs?","created":"2024-07-30","cited_by_count":8,"area":null},{"id":"2202.13185","title":"Domain Knowledge-Based Automated Analog Circuit Design with Deep Reinforcement Learning","created":"2022-02-26","cited_by_count":7,"area":null},{"id":"2509.14169","title":"TopoSizing: An LLM-aided Framework of Topology-based Understanding and Sizing for AMS Circuits","created":"2025-09-17","cited_by_count":7,"area":null},{"id":"2109.12425","title":"L$^{2}$NAS: Learning to Optimize Neural Architectures via Continuous-Action Reinforcement Learning","created":"2021-09-25","cited_by_count":6,"area":null},{"id":"2111.00680","title":"GNNear: Accelerating Full-Batch Training of Graph Neural Networks with Near-Memory Processing","created":"2021-11-01","cited_by_count":6,"area":null},{"id":"2210.14813","title":"HyperEF: Spectral Hypergraph Coarsening by Effective-Resistance Clustering","created":"2022-10-26","cited_by_count":6,"area":null},{"id":"2306.08888","title":"ArchGym: An Open-Source Gymnasium for Machine Learning Assisted Architecture Design","created":"2023-06-15","cited_by_count":6,"area":null},{"id":"2104.07867","title":"SGL: Spectral Graph Learning from Measurements","created":"2021-04-16","cited_by_count":5,"area":null},{"id":"2109.12073","title":"A Graph Policy Network Approach for Volt-Var Control in Power Distribution Systems","created":"2021-09-24","cited_by_count":5,"area":null},{"id":"2207.06412","title":"RobustAnalog: Fast Variation-Aware Analog Circuit Design Via Multi-task RL","created":"2022-07-13","cited_by_count":5,"area":null},{"id":"2501.11839","title":"Supervised Learning for Analog and RF Circuit Design: Benchmarks and Comparative Insights","created":"2025-01-21","cited_by_count":5,"area":null},{"id":"2505.21923","title":"FALCON: An ML Framework for Fully Automated Layout-Constrained Analog Circuit Design","created":"2025-05-28","cited_by_count":5,"area":null},{"id":"2511.19669","title":"HeaRT: A Hierarchical Circuit Reasoning Tree-Based Agentic Framework for AMS Design Optimization","created":"2025-11-24","cited_by_count":5,"area":"agents"},{"id":"2602.02849","title":"AutoSizer: Automatic Sizing of Analog and Mixed-Signal Circuits via Large Language Model (LLM) Agents","created":"2026-02-02","cited_by_count":5,"area":null},{"id":"2108.08295","title":"AIRCHITECT: Learning Custom Architecture Design and Mapping Space","created":"2021-08-16","cited_by_count":4,"area":null},{"id":"2402.07781","title":"IR-Aware ECO Timing Optimization Using Reinforcement Learning","created":"2024-02-12","cited_by_count":4,"area":"deeprl"},{"id":"2603.23910","title":"AnalogAgent: Self-Improving Analog Circuit Design Automation with LLM Agents","created":"2026-03-25","cited_by_count":4,"area":"agents"},{"id":"2206.02391","title":"Automated Circuit Sizing with Multi-objective Optimization based on Differential Evolution and Bayesian Inference","created":"2022-06-06","cited_by_count":3,"area":null},{"id":"2211.16495","title":"Graph Neural Networks: A Powerful and Versatile Tool for Advancing Design, Reliability, and Security of ICs","created":"2022-11-29","cited_by_count":3,"area":null},{"id":"2506.18424","title":"A Large Language Model-based Multi-Agent Framework for Analog Circuits' Sizing Relationships Extraction","created":"2025-06-23","cited_by_count":3,"area":null},{"id":"2404.14433","title":"KATO: Knowledge Alignment and Transfer for Transistor Sizing of Different Design and Technology","created":"2024-04-19","cited_by_count":2,"area":null},{"id":"2410.00995","title":"CktGen: Automated Analog Circuit Design with Generative Artificial Intelligence","created":"2024-10-01","cited_by_count":2,"area":null},{"id":"2502.08949","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","created":"2025-02-13","cited_by_count":2,"area":null},{"id":"2511.07658","title":"ZeroSim: Zero-Shot Analog Circuit Evaluation with Unified Transformer Embeddings","created":"2025-11-10","cited_by_count":2,"area":null},{"id":"2606.15052","title":"PANDA: An LLM-Enhanced Performance-Driven Analog Design Framework Bridging Design Intent and Layout Generation","created":"2026-06-13","cited_by_count":2,"area":null},{"id":"2109.06265","title":"Program-to-Circuit: Exploiting GNNs for Program Representation and Circuit Translation","created":"2021-09-13","cited_by_count":1,"area":null},{"id":"2204.09579","title":"A Survey and Perspective on Artificial Intelligence for Security-Aware Electronic Design Automation","created":"2022-04-19","cited_by_count":1,"area":null},{"id":"2302.04384","title":"SF-SGL: Solver-Free Spectral Graph Learning from Linear Measurements","created":"2023-02-09","cited_by_count":1,"area":null},{"id":"2311.17073","title":"Practical Layout-Aware Analog/Mixed-Signal Design Automation with Bayesian Neural Networks","created":"2023-11-27","cited_by_count":1,"area":null},{"id":"2404.00639","title":"RL-MUL 2.0: Multiplier Design Optimization with Parallel Deep Reinforcement Learning and Space Reduction","created":"2024-03-31","cited_by_count":1,"area":"deeprl"},{"id":"2410.06460","title":"A Benchmark on Directed Graph Representation Learning in Hardware Designs","created":"2024-10-09","cited_by_count":1,"area":null},{"id":"2503.11658","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","created":"2025-02-05","cited_by_count":1,"area":null},{"id":"2505.11208","title":"GLOVA: Global and Local Variation-Aware Analog Circuit Design with Risk-Sensitive Reinforcement Learning","created":"2025-05-16","cited_by_count":1,"area":"deeprl"},{"id":"2506.00007","title":"Emerging ML-AI Techniques for Analog and RF EDA","created":"2025-05-12","cited_by_count":1,"area":null},{"id":"2506.10577","title":"Graph Neural Networks for Automatic Addition of Optimizing Components in Printed Circuit Board Schematics","created":"2025-06-12","cited_by_count":1,"area":null},{"id":"2507.13355","title":"PGR-DRC: Pre-Global Routing DRC Violation Prediction Using Unsupervised Learning","created":"2025-06-08","cited_by_count":1,"area":null},{"id":"2601.21984","title":"PowerGenie: Analytically-Guided Evolutionary Discovery of Superior Reconfigurable Power Converters","created":"2026-01-29","cited_by_count":1,"area":null},{"id":"2603.29068","title":"ARCS: Autoregressive Circuit Synthesis with Topology-Aware Graph Attention and Spec Conditioning","created":"2026-03-30","cited_by_count":1,"area":null},{"id":"2203.10597","title":"The Dark Side: Security Concerns in Machine Learning for EDA","created":"2022-03-20","cited_by_count":0,"area":null},{"id":"2206.03032","title":"Intelligent Circuit Design and Implementation with Machine Learning","created":"2022-06-07","cited_by_count":0,"area":null},{"id":"2211.16385","title":"Multi-Agent Reinforcement Learning for Microprocessor Design Space Exploration","created":"2022-11-29","cited_by_count":0,"area":null},{"id":"2305.10838","title":"ProgSG: Cross-Modality Representation Learning for Programs in Electronic Design Automation","created":"2023-05-18","cited_by_count":0,"area":null},{"id":"2308.11624","title":"Revolutionizing TCAD Simulations with Universal Device Encoding and Graph Attention Networks","created":"2023-08-01","cited_by_count":0,"area":null},{"id":"2408.15089","title":"SiHGNN: Leveraging Properties of Semantic Graphs for Efficient HGNN Acceleration","created":"2024-08-27","cited_by_count":0,"area":null},{"id":"2506.08029","title":"Inverse Design in Distributed Circuits Using Single-Step Reinforcement Learning","created":"2025-06-02","cited_by_count":0,"area":"deeprl"},{"id":"2508.16403","title":"RF-Informed Graph Neural Networks for Accurate and Data-Efficient Circuit Performance Prediction","created":"2025-08-22","cited_by_count":0,"area":null},{"id":"2601.21321","title":"LLM-Assisted Op-Amp Behavioral-Level Design via Agentic Human-Mimicking Reasoning","created":"2026-01-29","cited_by_count":0,"area":"lr"},{"id":"2602.11461","title":"EM-Aware Physical Synthesis: Neural Inductor Modeling and Intelligent Placement & Routing for RF Circuits","created":"2026-02-12","cited_by_count":0,"area":null},{"id":"2603.24101","title":"KCLNet: Electrically Equivalence-Oriented Graph Representation Learning for Analog Circuits","created":"2026-03-25","cited_by_count":0,"area":null},{"id":"2605.01404","title":"AMSnet-q: Unsupervised Circuit Identification and Performance Labeling for AMS Circuits","created":"2026-05-02","cited_by_count":0,"area":null},{"id":"2606.19795","title":"Agentic Electronic Design Automation: A Handoff Perspective","created":"2026-06-18","cited_by_count":0,"area":"agents"},{"id":"2607.14008","title":"Lighthouse RL: Sample-Efficient Circuit Optimization via Strategic Reset Points","created":"2026-07-15","cited_by_count":0,"area":"deeprl"},{"id":"2607.14165","title":"Towards Reliable AI-Assisted Analog Design: Template-Constrained LLM Agents for SAR ADC Generation","created":"2026-07-15","cited_by_count":0,"area":null},{"id":"2608.23317","title":"Spicing up Genetic Netlist Generation with LLMs","created":"2026-08-24","cited_by_count":0,"area":null},{"id":"2609.22165","title":"TARGet: Topology-Aware Fusion-based Radio Frequency Circuit Functional Modeling using Graph Neural Networks","created":"2026-08-26","cited_by_count":0,"area":null},{"id":"2609.33356","title":"Long-Horizon Analog Design Bench: Benchmarking Agents on Hours-Long Analog and Mixed-Signal Circuit Design Tasks","created":"2026-09-27","cited_by_count":0,"area":"agents"},{"id":"2609.36752","title":"cktFormer: Transformer-Based Approach for Automated Analog Circuit Design","created":"2026-09-29","cited_by_count":0,"area":null}],"next_cursor":null}