{"total":56,"rows":[{"id":"2309.02334","title":"PolyLUT: Learning Piecewise Polynomials for Ultra-Low Latency FPGA LUT-based Inference","created":"2023-09-05","cited_by_count":30,"area":null},{"id":"2410.11112","title":"Differentiable Weightless Neural Networks","created":"2024-10-14","cited_by_count":28,"area":null},{"id":"2403.00849","title":"NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions","created":"2024-02-29","cited_by_count":21,"area":null},{"id":"2302.03213","title":"LUT-NN: Empower Efficient Neural Network Inference with Centroid Learning and Table Lookup","created":"2023-02-07","cited_by_count":20,"area":null},{"id":"2504.00592","title":"NeuraLUT-Assemble: Hardware-aware Assembling of Sub-Neural Networks for Efficient LUT Inference","created":"2025-04-01","cited_by_count":14,"area":null},{"id":"2512.12850","title":"KANEL\\'E: Kolmogorov-Arnold Networks for Efficient LUT-based Evaluation","created":"2025-12-14","cited_by_count":13,"area":null},{"id":"2406.04910","title":"PolyLUT-Add: FPGA-based LUT Inference with Wide Inputs","created":"2024-06-07","cited_by_count":12,"area":null},{"id":"2102.04270","title":"Enabling Binary Neural Network Training on the Edge","created":"2021-02-08","cited_by_count":11,"area":null},{"id":"2510.03250","title":"Light Differentiable Logic Gate Networks","created":"2025-09-26","cited_by_count":9,"area":null},{"id":"2512.01463","title":"hls4ml: A Flexible, Open-Source Platform for Deep Learning Acceleration on Reconfigurable Hardware","created":"2025-12-01","cited_by_count":9,"area":null},{"id":"2501.08043","title":"PolyLUT: Ultra-low Latency Polynomial Inference with Hardware-Aware Structured Pruning","created":"2025-01-14","cited_by_count":8,"area":null},{"id":"2507.04535","title":"da4ml: Distributed Arithmetic for Real-time Neural Networks on FPGAs","created":"2025-07-06","cited_by_count":8,"area":null},{"id":"2412.18579","title":"ReducedLUT: Table Decomposition with \"Don't Care\" Conditions","created":"2024-12-24","cited_by_count":7,"area":null},{"id":"2511.12340","title":"LILogic Net: Compact Logic Gate Networks with Learnable Connectivity for Efficient Hardware Deployment","created":"2025-11-15","cited_by_count":6,"area":null},{"id":"2103.05600","title":"unzipFPGA: Enhancing FPGA-based CNN Engines with On-the-Fly Weights Generation","created":"2021-03-09","cited_by_count":4,"area":null},{"id":"2104.05421","title":"NullaNet Tiny: Ultra-low-latency DNN Inference Through Fixed-function Combinational Logic","created":"2021-04-07","cited_by_count":4,"area":null},{"id":"2301.04954","title":"Reaching the Edge of the Edge: Image Analysis in Space","created":"2023-01-12","cited_by_count":4,"area":null},{"id":"2407.03852","title":"Low-latency machine learning FPGA accelerator for multi-qubit-state discrimination","created":"2024-07-04","cited_by_count":4,"area":null},{"id":"2502.05850","title":"MetaML-Pro: Cross-Stage Design Flow Automation for Efficient Deep Learning Acceleration","created":"2025-02-09","cited_by_count":4,"area":null},{"id":"2112.02346","title":"Logic Shrinkage: Learned FPGA Netlist Sparsity for Efficient Neural Network Inference","created":"2021-12-04","cited_by_count":3,"area":null},{"id":"2306.08746","title":"MetaML: Automating Customizable Cross-Stage Design-Flow for Deep Learning Acceleration","created":"2023-06-14","cited_by_count":3,"area":null},{"id":"2411.03697","title":"TATAA: Programmable Mixed-Precision Transformer Acceleration with a Transformable Arithmetic Architecture","created":"2024-11-06","cited_by_count":3,"area":null},{"id":"2511.00812","title":"LL-ViT: Edge Deployable Vision Transformers with Look Up Table Neurons","created":"2025-11-02","cited_by_count":3,"area":null},{"id":"2106.09180","title":"RHNAS: Realizable Hardware and Neural Architecture Search","created":"2021-06-17","cited_by_count":2,"area":null},{"id":"2106.15021","title":"How to Reach Real-Time AI on Consumer Devices? Solutions for Programmable and Custom Architectures","created":"2021-06-21","cited_by_count":2,"area":null},{"id":"2403.08980","title":"Architectural Implications of Neural Network Inference for High Data-Rate, Low-Latency Scientific Applications","created":"2024-03-13","cited_by_count":2,"area":null},{"id":"2411.11852","title":"LUTMUL: Exceed Conventional FPGA Roofline Limit by LUT-based Efficient Multiplication for Neural Network Inference","created":"2024-11-01","cited_by_count":2,"area":null},{"id":"2503.12829","title":"SparseLUT: Sparse Connectivity Optimization for Lookup Table-based Deep Neural Networks","created":"2025-03-17","cited_by_count":2,"area":null},{"id":"2510.15926","title":"TeLLMe v2: An Efficient End-to-End Ternary LLM Prefill and Decode Accelerator with Table-Lookup Matmul on Edge FPGAs","created":"2025-10-03","cited_by_count":2,"area":null},{"id":"2603.08737","title":"Sensitivity-Guided Framework for Pruned and Quantized Reservoir Computing Accelerators","created":"2026-02-24","cited_by_count":2,"area":null},{"id":"2607.09399","title":"Fully Trainable Deep Differentiable Logic Gate Networks and Lookup Table Networks","created":"2026-07-10","cited_by_count":2,"area":null},{"id":"2307.13412","title":"Mitigating Memory Wall Effects in CNN Engines with On-the-Fly Weights Generation","created":"2023-07-25","cited_by_count":1,"area":null},{"id":"2404.10792","title":"Reconfigurable Edge Hardware for Intelligent IDS: Systematic Approach","created":"2024-04-13","cited_by_count":1,"area":null},{"id":"2502.07823","title":"Runtime Tunable Tsetlin Machines for Edge Inference on eFPGAs","created":"2025-02-10","cited_by_count":1,"area":null},{"id":"2508.17069","title":"Optimizing Neural Networks with Learnable Non-Linear Activation Functions via Lookup-Based FPGA Acceleration","created":"2025-08-23","cited_by_count":1,"area":null},{"id":"2601.11433","title":"Inter-patient ECG Arrhythmia Classification with LGNs and LUTNs","created":"2026-01-16","cited_by_count":1,"area":null},{"id":"2601.19940","title":"Continuous-Flow Data-Rate-Aware CNN Inference on FPGA","created":"2026-01-16","cited_by_count":1,"area":null},{"id":"2602.07400","title":"BitLogic: Training Framework for Gradient-Based FPGA-Native Neural Networks","created":"2026-02-07","cited_by_count":1,"area":null},{"id":"2602.23455","title":"BiKA: Kolmogorov-Arnold-Network-inspired Ultra Lightweight Neural Network Hardware Accelerator","created":"2026-02-26","cited_by_count":1,"area":null},{"id":"2604.22293","title":"HGQ-LUT: Fast LUT-Aware Training and Efficient Architectures for DNN Inference","created":"2026-04-24","cited_by_count":1,"area":null},{"id":"2208.00302","title":"Efficient Compilation and Mapping of Fixed Function Combinational Logic onto Digital Signal Processors Targeting Neural Network Inference and Utilizing High-level Synthesis","created":"2022-07-30","cited_by_count":0,"area":null},{"id":"2305.05274","title":"DietCNN: Multiplication-free Inference for Quantized CNNs","created":"2023-05-09","cited_by_count":0,"area":null},{"id":"2411.01818","title":"Shrinking the Giant : Quasi-Weightless Transformers for Low Energy Inference","created":"2024-11-04","cited_by_count":0,"area":null},{"id":"2502.12751","title":"Architect of the Bits World: Masked Autoregressive Modeling for Circuit Generation Guided by Truth Table","created":"2025-02-18","cited_by_count":0,"area":null},{"id":"2508.17512","title":"Learning Interpretable Differentiable Logic Networks for Time-Series Classification","created":"2025-08-24","cited_by_count":0,"area":null},{"id":"2511.05479","title":"Quantization Effects of Artificial Neural Networks for Embedded Edge-Computing Applications","created":"2025-11-07","cited_by_count":0,"area":null},{"id":"2512.07808","title":"LUNA: LUT-Based Neural Architecture for Fast and Low-Cost Qubit Readout","created":"2025-12-08","cited_by_count":0,"area":null},{"id":"2601.09773","title":"Enhancing LUT-based Deep Neural Networks Inference through Architecture and Connectivity Optimization","created":"2026-01-14","cited_by_count":0,"area":null},{"id":"2602.23334","title":"Bitwise Systolic Array Architecture for Runtime-Reconfigurable Multi-precision Quantized Multiplication on Hardware Accelerators","created":"2026-02-26","cited_by_count":0,"area":null},{"id":"2603.08726","title":"Data-Rate-Aware High-Speed CNN Inference on FPGAs","created":"2026-02-18","cited_by_count":0,"area":null},{"id":"2603.22770","title":"From Arithmetic to Logic: The Resilience of Logic and Lookup-Based Neural Networks Under Parameter Bit-Flips","created":"2026-03-24","cited_by_count":0,"area":null},{"id":"2608.00720","title":"CascadeLUT: Information-Ordered Streaming Inference for Bandwidth-Constrained FPGAs","created":"2026-08-01","cited_by_count":0,"area":null},{"id":"2608.01490","title":"BiKAN: Restoring Collapsed Basis of Binary Kolmogorov--Arnold Networks","created":"2026-08-02","cited_by_count":0,"area":null},{"id":"2608.20497","title":"Bern2Edge: A Neurosymbolic Compiler for Edge Deployment via Bernstein Polynomial Networks","created":"2026-08-20","cited_by_count":0,"area":null},{"id":"2609.09254","title":"DiffLUT-Net: Differentiable Training of FPGA LUT Networks with Learnable Connectivity","created":"2026-09-08","cited_by_count":0,"area":null},{"id":"2609.32854","title":"Logic Gate Networks and Lookup Table Networks as Lightweight Hardware Classifiers for Inter-patient ECG Arrhythmia Classification","created":"2026-09-26","cited_by_count":0,"area":null}],"next_cursor":null}