{"total":30,"rows":[{"id":"2104.02184","title":"A flexible and fast PyTorch toolkit for simulating training and inference on analog crossbar arrays","created":"2021-04-05","cited_by_count":39,"area":null},{"id":"2106.01288","title":"Bottom-up and top-down approaches for the design of neuromorphic processing systems: Tradeoffs and synergies between natural and artificial intelligence","created":"2021-06-02","cited_by_count":21,"area":null},{"id":"2307.09357","title":"Using the IBM Analog In-Memory Hardware Acceleration Kit for Neural Network Training and Inference","created":"2023-07-18","cited_by_count":11,"area":null},{"id":"2305.18416","title":"Examining the Role and Limits of Batchnorm Optimization to Mitigate Diverse Hardware-noise in In-memory Computing","created":"2023-05-28","cited_by_count":5,"area":null},{"id":"2405.15868","title":"LLS: Local Learning Rule for Deep Neural Networks Inspired by Neural Activity Synchronization","created":"2024-05-24","cited_by_count":5,"area":null},{"id":"2402.02586","title":"ClipFormer: Key-Value Clipping of Transformers on Memristive Crossbars for Write Noise Mitigation","created":"2024-02-04","cited_by_count":4,"area":null},{"id":"2508.21524","title":"Binary Weight Multi-Bit Activation Quantization for Compute-in-Memory CNN Accelerators","created":"2025-08-29","cited_by_count":3,"area":null},{"id":"2401.10522","title":"FARe: Fault-Aware GNN Training on ReRAM-based PIM Accelerators","created":"2024-01-19","cited_by_count":2,"area":null},{"id":"2404.04173","title":"H3DFact: Heterogeneous 3D Integrated CIM for Factorization with Holographic Perceptual Representations","created":"2024-04-05","cited_by_count":2,"area":null},{"id":"2408.12742","title":"TReX- Reusing Vision Transformer's Attention for Efficient Xbar-based Computing","created":"2024-08-22","cited_by_count":2,"area":null},{"id":"2410.16759","title":"Towards Efficient IMC Accelerator Design Through Joint Hardware-Workload Co-optimization","created":"2024-10-22","cited_by_count":2,"area":null},{"id":"2501.09588","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","created":"2025-01-16","cited_by_count":2,"area":null},{"id":"2502.07820","title":"Low-Rank Compression for IMC Arrays","created":"2025-02-10","cited_by_count":2,"area":null},{"id":"2505.02314","title":"NeuroSim V1.5: Improved Software Backbone for Benchmarking Compute-in-Memory Accelerators with Device and Circuit-level Non-idealities","created":"2025-05-05","cited_by_count":2,"area":null},{"id":"2201.06703","title":"Design Space Exploration of Dense and Sparse Mapping Schemes for RRAM Architectures","created":"2022-01-18","cited_by_count":1,"area":null},{"id":"2408.03397","title":"HeTraX: Energy Efficient 3D Heterogeneous Manycore Architecture for Transformer Acceleration","created":"2024-08-06","cited_by_count":1,"area":null},{"id":"2502.07834","title":"MEMHD: Memory-Efficient Multi-Centroid Hyperdimensional Computing for Fully-Utilized In-Memory Computing Architectures","created":"2025-02-11","cited_by_count":1,"area":null},{"id":"2503.01297","title":"Regularization-based Framework for Quantization-, Fault- and Variability-Aware Training","created":"2025-03-03","cited_by_count":1,"area":null},{"id":"2506.00004","title":"Rapid yet accurate Tile-circuit and device modeling for Analog In-Memory Computing","created":"2025-05-05","cited_by_count":1,"area":null},{"id":"2509.25862","title":"CIMNAS: A Joint Framework for Compute-In-Memory-Aware Neural Architecture Search","created":"2025-09-30","cited_by_count":1,"area":null},{"id":"2609.36584","title":"Making Analog Training Scale: Co-Designing Mapping, Optimizer, and Converters","created":"2026-09-29","cited_by_count":1,"area":null},{"id":"2101.07864","title":"SEMULATOR: Emulating the Dynamics of Crossbar Array-based Analog Neural System with Regression Neural Networks","created":"2021-01-19","cited_by_count":0,"area":null},{"id":"2306.14649","title":"CIMulator: A Comprehensive Simulation Platform for Computing-In-Memory Circuit Macros with Low Bit-Width and Real Memory Materials","created":"2023-06-26","cited_by_count":0,"area":null},{"id":"2311.17801","title":"Towards Efficient Hyperdimensional Computing Using Photonics","created":"2023-11-29","cited_by_count":0,"area":null},{"id":"2403.03002","title":"Mem-elements based Neuromorphic Hardware for Neural Network Application","created":"2024-03-05","cited_by_count":0,"area":null},{"id":"2502.06736","title":"Low-power Spike-based Wearable Analytics on RRAM Crossbars","created":"2025-02-10","cited_by_count":0,"area":null},{"id":"2508.15685","title":"Row-Column Hybrid Grouping for Fault-Resilient Multi-Bit Weight Representation on IMC Arrays","created":"2025-08-21","cited_by_count":0,"area":null},{"id":"2508.16011","title":"HePGA: A Heterogeneous Processing-in-Memory based GNN Training Accelerator","created":"2025-08-22","cited_by_count":0,"area":null},{"id":"2603.03880","title":"Joint Hardware-Workload Co-Optimization for In-Memory Computing Accelerators","created":"2026-03-04","cited_by_count":0,"area":null},{"id":"2607.17091","title":"ThRIve: Thermally Robust CNN Inference via Low-Rank Adaptation in Heterogeneous PIM Architectures","created":"2026-07-19","cited_by_count":0,"area":null}],"next_cursor":null}