{"total":27,"rows":[{"id":"2206.15472","title":"On-Device Training Under 256KB Memory","created":"2022-06-30","cited_by_count":160,"area":null},{"id":"2110.15352","title":"MCUNetV2: Memory-Efficient Patch-based Inference for Tiny Deep Learning","created":"2021-10-28","cited_by_count":89,"area":null},{"id":"2403.19076","title":"Tiny Machine Learning: Progress and Futures","created":"2024-03-28","cited_by_count":40,"area":null},{"id":"2310.17752","title":"PockEngine: Sparse and Efficient Fine-tuning in a Pocket","created":"2023-10-26","cited_by_count":23,"area":null},{"id":"2207.05899","title":"Neural Topological Ordering for Computation Graphs","created":"2022-07-13","cited_by_count":12,"area":null},{"id":"2309.06626","title":"Accelerating Deep Neural Networks via Semi-Structured Activation Sparsity","created":"2023-09-12","cited_by_count":10,"area":null},{"id":"2203.03324","title":"Dynamic ConvNets on Tiny Devices via Nested Sparsity","created":"2022-03-07","cited_by_count":8,"area":null},{"id":"2304.04716","title":"RESPECT: Reinforcement Learning based Edge Scheduling on Pipelined Coral Edge TPUs","created":"2023-04-10","cited_by_count":7,"area":null},{"id":"2210.12924","title":"OLLA: Optimizing the Lifetime and Location of Arrays to Reduce the Memory Usage of Neural Networks","created":"2022-10-24","cited_by_count":6,"area":null},{"id":"2406.06593","title":"Differentiable Combinatorial Scheduling at Scale","created":"2024-06-06","cited_by_count":6,"area":null},{"id":"2308.11652","title":"Accelerating Exact Combinatorial Optimization via RL-based Initialization -- A Case Study in Scheduling","created":"2023-08-19","cited_by_count":4,"area":null},{"id":"2403.00176","title":"SoD$^2$: Statically Optimizing Dynamic Deep Neural Network","created":"2024-02-29","cited_by_count":4,"area":null},{"id":"2106.15021","title":"How to Reach Real-Time AI on Consumer Devices? Solutions for Programmable and Custom Architectures","created":"2021-06-21","cited_by_count":2,"area":null},{"id":"2301.08695","title":"Baechi: Fast Device Placement of Machine Learning Graphs","created":"2023-01-20","cited_by_count":2,"area":null},{"id":"2303.17878","title":"Fused Depthwise Tiling for Memory Optimization in TinyML Deep Neural Network Inference","created":"2023-03-31","cited_by_count":2,"area":null},{"id":"2308.13898","title":"Memory-aware Scheduling for Complex Wired Networks with Iterative Graph Optimization","created":"2023-08-26","cited_by_count":2,"area":null},{"id":"2201.09210","title":"Terra: Imperative-Symbolic Co-Execution of Imperative Deep Learning Programs","created":"2022-01-23","cited_by_count":1,"area":null},{"id":"2212.01005","title":"AGO: Boosting Mobile AI Inference Performance by Removing Constraints on Graph Optimization","created":"2022-12-02","cited_by_count":1,"area":null},{"id":"2310.00574","title":"YFlows: Systematic Dataflow Exploration and Code Generation for Efficient Neural Network Inference using SIMD Architectures on CPUs","created":"2023-10-01","cited_by_count":1,"area":null},{"id":"2406.06542","title":"vMCU: Coordinated Memory Management and Kernel Optimization for DNN Inference on MCUs","created":"2024-05-01","cited_by_count":1,"area":null},{"id":"2308.00127","title":"DiviML: A Module-based Heuristic for Mapping Neural Networks onto Heterogeneous Platforms","created":"2023-07-31","cited_by_count":0,"area":null},{"id":"2310.19295","title":"ROAM: memory-efficient large DNN training via optimized operator ordering and memory layout","created":"2023-10-30","cited_by_count":0,"area":null},{"id":"2311.03703","title":"Practical Performance Guarantees for Pipelined DNN Inference","created":"2023-11-07","cited_by_count":0,"area":null},{"id":"2311.18246","title":"Combined Scheduling, Memory Allocation and Tensor Replacement for Minimizing Off-Chip Data Accesses of DNN Accelerators","created":"2023-11-30","cited_by_count":0,"area":null},{"id":"2407.02813","title":"Data Overfitting for On-Device Super-Resolution with Dynamic Algorithm and Compiler Co-Design","created":"2024-07-03","cited_by_count":0,"area":null},{"id":"2603.28943","title":"Differentiable Initialization-Accelerated CPU-GPU Hybrid Combinatorial Scheduling","created":"2026-03-30","cited_by_count":0,"area":null},{"id":"2609.32114","title":"Empowering Hybrid Attention Models on NPUs","created":"2026-09-26","cited_by_count":0,"area":null}],"next_cursor":null}