{"total":15,"rows":[{"id":"2103.10584","title":"HW-NAS-Bench:Hardware-Aware Neural Architecture Search Benchmark","created":"2021-03-19","cited_by_count":84,"area":null},{"id":"2406.05981","title":"ShiftAddLLM: Accelerating Pretrained LLMs via Post-Training Multiplication-Less Reparameterization","created":"2024-06-10","cited_by_count":30,"area":null},{"id":"2106.08630","title":"HELP: Hardware-Adaptive Efficient Latency Prediction for NAS via Meta-Learning","created":"2021-06-16","cited_by_count":16,"area":null},{"id":"2205.05826","title":"Sparseloop: An Analytical Approach To Sparse Tensor Accelerator Modeling","created":"2022-05-12","cited_by_count":15,"area":null},{"id":"2109.05223","title":"2-in-1 Accelerator: Enabling Random Precision Switch for Winning Both Adversarial Robustness and Efficiency","created":"2021-09-11","cited_by_count":5,"area":null},{"id":"2210.13361","title":"NASA: Neural Architecture Search and Acceleration for Hardware Inspired Hybrid Networks","created":"2022-10-24","cited_by_count":5,"area":null},{"id":"2111.12299","title":"EH-DNAS: End-to-End Hardware-aware Differentiable Neural Architecture Search","created":"2021-11-24","cited_by_count":4,"area":null},{"id":"2405.19915","title":"P$^2$-ViT: Power-of-Two Post-Training Quantization and Acceleration for Fully Quantized Vision Transformer","created":"2024-05-30","cited_by_count":4,"area":null},{"id":"2106.06577","title":"A3C-S: Automated Agent Accelerator Co-Search towards Efficient Deep Reinforcement Learning","created":"2021-06-11","cited_by_count":3,"area":null},{"id":"2104.10853","title":"InstantNet: Automated Generation and Deployment of Instantaneously Switchable-Precision Networks","created":"2021-04-22","cited_by_count":2,"area":null},{"id":"2111.02569","title":"RT-RCG: Neural Network and Accelerator Search Towards Effective and Real-time ECG Reconstruction from Intracardiac Electrograms","created":"2021-11-04","cited_by_count":2,"area":null},{"id":"2105.03176","title":"ANNETTE: Accurate Neural Network Execution Time Estimation with Stacked Models","created":"2021-05-07","cited_by_count":1,"area":null},{"id":"2402.00069","title":"Using the Abstract Computer Architecture Description Language to Model AI Hardware Accelerators","created":"2024-01-30","cited_by_count":1,"area":null},{"id":"2407.02881","title":"ShiftAddAug: Augment Multiplication-Free Tiny Neural Network with Hybrid Computation","created":"2024-07-03","cited_by_count":1,"area":null},{"id":"2404.05368","title":"Exploring Quantization and Mapping Synergy in Hardware-Aware Deep Neural Network Accelerators","created":"2024-04-08","cited_by_count":0,"area":null}],"next_cursor":null}