{"total":26,"rows":[{"id":"2309.10730","title":"GPT4AIGChip: Towards Next-Generation AI Accelerator Design Automation via Large Language Models","created":"2023-09-19","cited_by_count":61,"area":null},{"id":"2304.03271","title":"Making AI Less \"Thirsty\": Uncovering and Addressing the Secret Water Footprint of AI Models","created":"2023-04-06","cited_by_count":44,"area":null},{"id":"2110.11346","title":"Data-Driven Offline Optimization For Architecting Hardware Accelerators","created":"2021-10-20","cited_by_count":29,"area":null},{"id":"2205.05826","title":"Sparseloop: An Analytical Approach To Sparse Tensor Accelerator Modeling","created":"2022-05-12","cited_by_count":15,"area":null},{"id":"2103.15750","title":"Enabling Design Methodologies and Future Trends for Edge AI: Specialization and Co-design","created":"2021-03-25","cited_by_count":13,"area":null},{"id":"2412.05393","title":"HiVeGen -- Hierarchical LLM-based Verilog Generation for Scalable Chip Design","created":"2024-12-06","cited_by_count":13,"area":null},{"id":"2106.06575","title":"Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators","created":"2021-06-11","cited_by_count":12,"area":null},{"id":"2105.01585","title":"HASCO: Towards Agile HArdware and Software CO-design for Tensor Computation","created":"2021-05-04","cited_by_count":10,"area":null},{"id":"2307.05494","title":"Towards Environmentally Equitable AI via Geographical Load Balancing","created":"2023-06-20","cited_by_count":10,"area":null},{"id":"2204.09514","title":"Special Session: Towards an Agile Design Methodology for Efficient, Reliable, and Secure ML Systems","created":"2022-04-18","cited_by_count":6,"area":null},{"id":"2311.03615","title":"CAFE: Carbon-Aware Federated Learning in Geographically Distributed Data Centers","created":"2023-11-06","cited_by_count":6,"area":null},{"id":"2109.05223","title":"2-in-1 Accelerator: Enabling Random Precision Switch for Winning Both Adversarial Robustness and Efficiency","created":"2021-09-11","cited_by_count":5,"area":null},{"id":"2210.13361","title":"NASA: Neural Architecture Search and Acceleration for Hardware Inspired Hybrid Networks","created":"2022-10-24","cited_by_count":5,"area":null},{"id":"2111.12299","title":"EH-DNAS: End-to-End Hardware-aware Differentiable Neural Architecture Search","created":"2021-11-24","cited_by_count":4,"area":null},{"id":"2502.05850","title":"MetaML-Pro: Cross-Stage Design Flow Automation for Efficient Deep Learning Acceleration","created":"2025-02-09","cited_by_count":4,"area":null},{"id":"2106.06577","title":"A3C-S: Automated Agent Accelerator Co-Search towards Efficient Deep Reinforcement Learning","created":"2021-06-11","cited_by_count":3,"area":null},{"id":"2306.08746","title":"MetaML: Automating Customizable Cross-Stage Design-Flow for Deep Learning Acceleration","created":"2023-06-14","cited_by_count":3,"area":null},{"id":"2103.04958","title":"F-CAD: A Framework to Explore Hardware Accelerators for Codec Avatar Decoding","created":"2021-03-08","cited_by_count":2,"area":null},{"id":"2111.02569","title":"RT-RCG: Neural Network and Accelerator Search Towards Effective and Real-time ECG Reconstruction from Intracardiac Electrograms","created":"2021-11-04","cited_by_count":2,"area":null},{"id":"2308.12120","title":"An Open-Source ML-Based Full-Stack Optimization Framework for Machine Learning Accelerators","created":"2023-08-23","cited_by_count":2,"area":null},{"id":"2203.13921","title":"A Semi-Decoupled Approach to Fast and Optimal Hardware-Software Co-Design of Neural Accelerators","created":"2022-03-25","cited_by_count":1,"area":null},{"id":"2208.00800","title":"GANDSE: Generative Adversarial Network based Design Space Exploration for Neural Network Accelerator Design","created":"2022-08-01","cited_by_count":1,"area":null},{"id":"2111.08848","title":"Enabling Automated FPGA Accelerator Optimization Using Graph Neural Networks","created":"2021-11-17","cited_by_count":0,"area":null},{"id":"2205.01729","title":"Pre-RTL DNN Hardware Evaluator With Fused Layer Support","created":"2022-05-02","cited_by_count":0,"area":null},{"id":"2207.07917","title":"Chimera: A Hybrid Machine Learning Driven Multi-Objective Design Space Exploration Tool for FPGA High-Level Synthesis","created":"2022-07-03","cited_by_count":0,"area":null},{"id":"2306.16767","title":"Performance Analysis of DNN Inference/Training with Convolution and non-Convolution Operations","created":"2023-06-29","cited_by_count":0,"area":null}],"next_cursor":null}