{"total":40,"rows":[{"id":"2102.03357","title":"Machine Learning for Electronic Design Automation: A Survey","created":"2021-01-10","cited_by_count":72,"area":null},{"id":"2102.07952","title":"A Survey of Machine Learning for Computer Architecture and Systems","created":"2021-02-16","cited_by_count":53,"area":null},{"id":"2411.12930","title":"LEDRO: LLM-Enhanced Design Space Reduction and Optimization for Analog Circuits","created":"2024-11-19","cited_by_count":22,"area":null},{"id":"2110.00211","title":"DNN-Opt: An RL Inspired Optimization for Analog Circuit Sizing using Deep Neural Networks","created":"2021-10-01","cited_by_count":18,"area":null},{"id":"2508.02518","title":"AnalogCoder-Pro: Unifying Analog Circuit Generation and Optimization via Multi-modal LLMs","created":"2025-08-04","cited_by_count":15,"area":null},{"id":"2203.15913","title":"Pretraining Graph Neural Networks for few-shot Analog Circuit Modeling and Design","created":"2022-03-29","cited_by_count":13,"area":null},{"id":"2411.13899","title":"Schemato -- An LLM for Netlist-to-Schematic Conversion","created":"2024-11-21","cited_by_count":11,"area":null},{"id":"2502.02764","title":"LLM-USO: Large Language Model-based Universal Sizing Optimizer","created":"2025-02-04","cited_by_count":11,"area":null},{"id":"2204.12948","title":"Domain Knowledge-Infused Deep Learning for Automated Analog/Radio-Frequency Circuit Parameter Optimization","created":"2022-04-27","cited_by_count":10,"area":null},{"id":"2209.03465","title":"TAG: Learning Circuit Spatial Embedding From Layouts","created":"2022-09-07","cited_by_count":9,"area":null},{"id":"2307.13861","title":"Learning to Design Analog Circuits to Meet Threshold Specifications","created":"2023-07-25","cited_by_count":9,"area":null},{"id":"2407.18272","title":"AICircuit: A Multi-Level Dataset and Benchmark for AI-Driven Analog Integrated Circuit Design","created":"2024-07-22","cited_by_count":9,"area":null},{"id":"2407.07346","title":"INSIGHT: Universal Neural Simulator for Analog Circuits Harnessing Autoregressive Transformers","created":"2024-07-10","cited_by_count":8,"area":null},{"id":"2202.13185","title":"Domain Knowledge-Based Automated Analog Circuit Design with Deep Reinforcement Learning","created":"2022-02-26","cited_by_count":7,"area":null},{"id":"2207.06412","title":"RobustAnalog: Fast Variation-Aware Analog Circuit Design Via Multi-task RL","created":"2022-07-13","cited_by_count":5,"area":null},{"id":"2501.11839","title":"Supervised Learning for Analog and RF Circuit Design: Benchmarks and Comparative Insights","created":"2025-01-21","cited_by_count":5,"area":null},{"id":"2505.21923","title":"FALCON: An ML Framework for Fully Automated Layout-Constrained Analog Circuit Design","created":"2025-05-28","cited_by_count":5,"area":null},{"id":"2508.05113","title":"EasySize: Elastic Analog Circuit Sizing via LLM-Guided Heuristic Search","created":"2025-08-07","cited_by_count":5,"area":null},{"id":"2602.02849","title":"AutoSizer: Automatic Sizing of Analog and Mixed-Signal Circuits via Large Language Model (LLM) Agents","created":"2026-02-02","cited_by_count":5,"area":null},{"id":"2411.13890","title":"GraCo -- A Graph Composer for Integrated Circuits","created":"2024-11-21","cited_by_count":2,"area":null},{"id":"2502.08949","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","created":"2025-02-13","cited_by_count":2,"area":null},{"id":"2511.07658","title":"ZeroSim: Zero-Shot Analog Circuit Evaluation with Unified Transformer Embeddings","created":"2025-11-10","cited_by_count":2,"area":null},{"id":"2204.09579","title":"A Survey and Perspective on Artificial Intelligence for Security-Aware Electronic Design Automation","created":"2022-04-19","cited_by_count":1,"area":null},{"id":"2311.17073","title":"Practical Layout-Aware Analog/Mixed-Signal Design Automation with Bayesian Neural Networks","created":"2023-11-27","cited_by_count":1,"area":null},{"id":"2411.01008","title":"AI-Guided Codesign Framework for Novel Material and Device Design applied to MTJ-based True Random Number Generators","created":"2024-11-01","cited_by_count":1,"area":null},{"id":"2506.01497","title":"SPICEMixer - Netlist-Level Circuit Evolution","created":"2025-06-02","cited_by_count":1,"area":null},{"id":"2506.10577","title":"Graph Neural Networks for Automatic Addition of Optimizing Components in Printed Circuit Board Schematics","created":"2025-06-12","cited_by_count":1,"area":null},{"id":"2603.29068","title":"ARCS: Autoregressive Circuit Synthesis with Topology-Aware Graph Attention and Spec Conditioning","created":"2026-03-30","cited_by_count":1,"area":null},{"id":"2608.04999","title":"ORACLE: A Multi-Objective Reinforcement Learning-Based Analog Circuit Design Optimizer with Large Language Models-Guided Exploration","created":"2026-08-05","cited_by_count":1,"area":null},{"id":"2104.02464","title":"Fast Design Space Exploration of Nonlinear Systems: Part II","created":"2021-04-05","cited_by_count":0,"area":null},{"id":"2211.16385","title":"Multi-Agent Reinforcement Learning for Microprocessor Design Space Exploration","created":"2022-11-29","cited_by_count":0,"area":null},{"id":"2504.10240","title":"Graph Neural Networks Based Analog Circuit Link Prediction","created":"2025-04-14","cited_by_count":0,"area":null},{"id":"2507.15104","title":"AnalogFed: Privacy-Preserving Discovery of Analog Circuits at Scale with Federated Generative AI","created":"2025-07-20","cited_by_count":0,"area":null},{"id":"2602.11461","title":"EM-Aware Physical Synthesis: Neural Inductor Modeling and Intelligent Placement & Routing for RF Circuits","created":"2026-02-12","cited_by_count":0,"area":null},{"id":"2603.24101","title":"KCLNet: Electrically Equivalence-Oriented Graph Representation Learning for Analog Circuits","created":"2026-03-25","cited_by_count":0,"area":null},{"id":"2604.07387","title":"A Self-Calibrating Framework for Analog Circuit Sizing Using LLM-Derived Analytical Equations","created":"2026-04-08","cited_by_count":0,"area":null},{"id":"2607.14165","title":"Towards Reliable AI-Assisted Analog Design: Template-Constrained LLM Agents for SAR ADC Generation","created":"2026-07-15","cited_by_count":0,"area":null},{"id":"2608.13472","title":"AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models","created":"2026-08-13","cited_by_count":0,"area":null},{"id":"2608.23317","title":"Spicing up Genetic Netlist Generation with LLMs","created":"2026-08-24","cited_by_count":0,"area":null},{"id":"2609.36752","title":"cktFormer: Transformer-Based Approach for Automated Analog Circuit Design","created":"2026-09-29","cited_by_count":0,"area":null}],"next_cursor":null}