{"total":63,"rows":[{"id":"2302.14017","title":"Full Stack Optimization of Transformer Inference: a Survey","created":"2023-02-27","cited_by_count":80,"area":null},{"id":"2305.17997","title":"DiffRate : Differentiable Compression Rate for Efficient Vision Transformers","created":"2023-05-29","cited_by_count":77,"area":"inference"},{"id":"2408.05499","title":"LLMServingSim: A HW/SW Co-Simulation Infrastructure for LLM Inference Serving at Scale","created":"2024-08-10","cited_by_count":31,"area":"inference"},{"id":"2509.20021","title":"Embodied AI: From LLMs to World Models","created":"2025-09-24","cited_by_count":24,"area":"wm"},{"id":"2306.15552","title":"A Survey on Deep Learning Hardware Accelerators for Heterogeneous HPC Platforms","created":"2023-06-27","cited_by_count":21,"area":null},{"id":"2404.04815","title":"Allo: A Programming Model for Composable Accelerator Design","created":"2024-04-07","cited_by_count":16,"area":null},{"id":"2312.03134","title":"A Hardware Evaluation Framework for Large Language Model Inference","created":"2023-12-05","cited_by_count":14,"area":null},{"id":"2412.05393","title":"HiVeGen -- Hierarchical LLM-based Verilog Generation for Scalable Chip Design","created":"2024-12-06","cited_by_count":13,"area":null},{"id":"2505.18574","title":"Autocomp: A Powerful and Portable Code Optimizer for Tensor Accelerators","created":"2025-05-24","cited_by_count":13,"area":null},{"id":"2201.01863","title":"CFU Playground: Full-Stack Open-Source Framework for Tiny Machine Learning (tinyML) Acceleration on FPGAs","created":"2022-01-05","cited_by_count":11,"area":null},{"id":"2501.10658","title":"LUT-DLA: Lookup Table as Efficient Extreme Low-Bit Deep Learning Accelerator","created":"2025-01-18","cited_by_count":9,"area":null},{"id":"2503.06862","title":"FIGLUT: An Energy-Efficient Accelerator Design for FP-INT GEMM Using Look-Up Tables","created":"2025-03-10","cited_by_count":9,"area":null},{"id":"2305.05843","title":"MoCA: Memory-Centric, Adaptive Execution for Multi-Tenant Deep Neural Networks","created":"2023-05-10","cited_by_count":8,"area":null},{"id":"2408.03408","title":"LLM-Aided Compilation for Tensor Accelerators","created":"2024-08-06","cited_by_count":8,"area":null},{"id":"2206.03266","title":"Machine Learning Sensors","created":"2022-06-07","cited_by_count":5,"area":null},{"id":"2410.08855","title":"MATCH: Model-Aware TVM-based Compilation for Heterogeneous Edge Devices","created":"2024-10-11","cited_by_count":5,"area":null},{"id":"2606.02859","title":"Economy of Minds: Emerging Multi-Agent Intelligence with Economic Interactions","created":"2026-06-01","cited_by_count":5,"area":null},{"id":"2405.03715","title":"Iterative Filter Pruning for Concatenation-based CNN Architectures","created":"2024-05-04","cited_by_count":4,"area":null},{"id":"2509.10702","title":"DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators","created":"2025-09-12","cited_by_count":4,"area":null},{"id":"2105.10554","title":"GNNIE: GNN Inference Engine with Load-balancing and Graph-Specific Caching","created":"2021-05-21","cited_by_count":3,"area":null},{"id":"2212.03034","title":"Integration of a systolic array based hardware accelerator into a DNN operator auto-tuning framework","created":"2022-12-06","cited_by_count":3,"area":null},{"id":"2503.00461","title":"Leveraging Compute-in-Memory for Efficient Generative Model Inference in TPUs","created":"2025-03-01","cited_by_count":3,"area":null},{"id":"2206.15463","title":"QUIDAM: A Framework for Quantization-Aware DNN Accelerator and Model Co-Exploration","created":"2022-06-30","cited_by_count":2,"area":null},{"id":"2308.12120","title":"An Open-Source ML-Based Full-Stack Optimization Framework for Machine Learning Accelerators","created":"2023-08-23","cited_by_count":2,"area":null},{"id":"2412.10261","title":"MVQ:Towards Efficient DNN Compression and Acceleration with Masked Vector Quantization","created":"2024-12-13","cited_by_count":2,"area":null},{"id":"2503.05951","title":"TPU-Gen: LLM-Driven Custom Tensor Processing Unit Generator","created":"2025-03-07","cited_by_count":2,"area":null},{"id":"2508.14582","title":"An Open-Source HW-SW Co-Development Framework Enabling Efficient Multi-Accelerator Systems","created":"2025-08-20","cited_by_count":2,"area":null},{"id":"2606.04126","title":"HighTide: An Agent-Curated Open-Source VLSI Benchmark Suite","created":"2026-06-02","cited_by_count":2,"area":null},{"id":"2201.09189","title":"Hardware/Software Co-Programmable Framework for Computational SSDs to Accelerate Deep Learning Service on Large-Scale Graphs","created":"2022-01-23","cited_by_count":1,"area":null},{"id":"2310.17408","title":"Tackling the Matrix Multiplication Micro-kernel Generation with Exo","created":"2023-10-26","cited_by_count":1,"area":null},{"id":"2408.07404","title":"Efficient Edge AI: Deploying Convolutional Neural Networks on FPGA with the Gemmini Accelerator","created":"2024-08-14","cited_by_count":1,"area":null},{"id":"2408.14055","title":"HAPM -- Hardware Aware Pruning Method for CNN hardware accelerators in resource constrained devices","created":"2024-08-26","cited_by_count":1,"area":null},{"id":"2503.04426","title":"FORTALESA: Fault-Tolerant Reconfigurable Systolic Array for DNN Inference","created":"2025-03-06","cited_by_count":1,"area":null},{"id":"2504.06531","title":"Beyond Moore's Law: Harnessing the Redshift of Generative AI with Effective Hardware-Software Co-Design","created":"2025-04-09","cited_by_count":1,"area":null},{"id":"2505.15701","title":"HDLxGraph: Bridging Large Language Models and HDL Repositories via HDL Graph Databases","created":"2025-05-21","cited_by_count":1,"area":"rag"},{"id":"2508.14053","title":"MAHL: Multi-Agent LLM-Guided Hierarchical Chiplet Design with Adaptive Debugging","created":"2025-08-08","cited_by_count":1,"area":"agents"},{"id":"2509.12053","title":"LEGO: Spatial Accelerator Generation and Optimization for Tensor Applications","created":"2025-09-15","cited_by_count":1,"area":null},{"id":"2510.24985","title":"FaRAccel: FPGA-Accelerated Defense Architecture for Efficient Bit-Flip Attack Resilience in Transformer Models","created":"2025-10-28","cited_by_count":1,"area":null},{"id":"2602.02988","title":"NLI:Non-uniform Linear Interpolation Approximation of Nonlinear Operations for Efficient LLMs Inference","created":"2026-02-03","cited_by_count":1,"area":null},{"id":"2603.05225","title":"AI+HW 2035: Shaping the Next Decade","created":"2026-03-05","cited_by_count":1,"area":null},{"id":"2306.16767","title":"Performance Analysis of DNN Inference/Training with Convolution and non-Convolution Operations","created":"2023-06-29","cited_by_count":0,"area":null},{"id":"2311.17815","title":"A Survey on Design Methodologies for Accelerating Deep Learning on Heterogeneous Architectures","created":"2023-11-29","cited_by_count":0,"area":null},{"id":"2312.15388","title":"DEAP: Design Space Exploration for DNN Accelerator Parallelism","created":"2023-12-24","cited_by_count":0,"area":null},{"id":"2412.19002","title":"Tempus Core: Area-Power Efficient Temporal-Unary Convolution Core for Low-Precision Edge DLAs","created":"2024-12-25","cited_by_count":0,"area":null},{"id":"2502.13873","title":"NVR: Vector Runahead on NPUs for Sparse Memory Access","created":"2025-02-19","cited_by_count":0,"area":null},{"id":"2505.06625","title":"CaMDN: Enhancing Cache Efficiency for Multi-tenant DNNs on Integrated NPUs","created":"2025-05-10","cited_by_count":0,"area":null},{"id":"2506.01566","title":"FlexiSAGA: A Flexible Systolic Array GEMM Accelerator for Sparse and Dense Processing","created":"2025-06-02","cited_by_count":0,"area":null},{"id":"2507.04828","title":"A High-Level Compiler Integration Approach for Deep Learning Accelerators Supporting Abstraction and Optimization","created":"2025-07-07","cited_by_count":0,"area":null},{"id":"2508.13162","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","created":"2025-07-23","cited_by_count":0,"area":null},{"id":"2509.00778","title":"Energy Efficient Exact and Approximate Systolic Array Architecture for Matrix Multiplication","created":"2025-08-31","cited_by_count":0,"area":null},{"id":"2509.15205","title":"Voyager: An End-to-End Framework for Design-Space Exploration and Generation of DNN Accelerators","created":"2025-09-18","cited_by_count":0,"area":null},{"id":"2510.05632","title":"Systematic Exploration of Multi-core Architectures for Efficient LLM Serving using WaferAI-SIM","created":"2025-10-07","cited_by_count":0,"area":"inference"},{"id":"2512.06537","title":"Approximate Multiplier Induced Error Propagation in Deep Neural Networks","created":"2025-12-06","cited_by_count":0,"area":null},{"id":"2512.07312","title":"DCO: Dynamic Cache Orchestration for LLM Accelerators through Predictive Management","created":"2025-12-08","cited_by_count":0,"area":null},{"id":"2602.06252","title":"D-Legion: A Scalable Many-Core Architecture for Accelerating Matrix Multiplication in Quantized LLMs","created":"2026-02-05","cited_by_count":0,"area":null},{"id":"2603.29913","title":"SISA: A Scale-In Systolic Array for GEMM Acceleration","created":"2026-03-31","cited_by_count":0,"area":null},{"id":"2604.04599","title":"LP-GEMM: Integrating Layout Propagation into GEMM Operations","created":"2026-04-06","cited_by_count":0,"area":null},{"id":"2604.09124","title":"MATCHA: Efficient Deployment of Deep Neural Networks on Multi-Accelerator Heterogeneous Edge SoCs","created":"2026-04-10","cited_by_count":0,"area":null},{"id":"2604.23205","title":"Tessera: Secure, Near-Line-Rate Weight Streaming for UMA Edge Accelerators","created":"2026-04-25","cited_by_count":0,"area":null},{"id":"2604.25799","title":"At the Edge of the Heart: ULP FPGA-Based CNN for On-Device Cardiac Feature Extraction in Smart Health Sensors for Astronauts","created":"2026-04-28","cited_by_count":0,"area":null},{"id":"2605.17653","title":"LLMForge: Multi-Backend Hardware-Aware Neural Architecture Search with Infinite-Head Attention for Edge Language Models","created":"2026-05-17","cited_by_count":0,"area":null},{"id":"2606.21836","title":"AgentDSE: Reasoning-Augmented Architectural Design Space Exploration","created":"2026-06-20","cited_by_count":0,"area":"lr"},{"id":"2610.05037","title":"SparseCraft: Agentic Hardware-Software Co-Optimization for Sparse Computing","created":"2026-10-04","cited_by_count":0,"area":"agents"}],"next_cursor":null}