{"total":42,"rows":[{"id":"2102.03357","title":"Machine Learning for Electronic Design Automation: A Survey","created":"2021-01-10","cited_by_count":72,"area":null},{"id":"2102.07952","title":"A Survey of Machine Learning for Computer Architecture and Systems","created":"2021-02-16","cited_by_count":53,"area":null},{"id":"2401.12224","title":"LLM4EDA: Emerging Progress in Large Language Models for Electronic Design Automation","created":"2023-12-28","cited_by_count":40,"area":null},{"id":"2110.11292","title":"OpenABC-D: A Large-Scale Dataset For Machine Learning Guided Integrated Circuit Synthesis","created":"2021-10-21","cited_by_count":30,"area":null},{"id":"2111.06178","title":"BOiLS: Bayesian Optimisation for Logic Synthesis","created":"2021-11-11","cited_by_count":18,"area":null},{"id":"2312.01022","title":"Advanced Large Language Model (LLM)-Driven Verilog Development: Enhancing Power, Performance, and Area Optimization in Code Synthesis","created":"2023-12-02","cited_by_count":14,"area":null},{"id":"2203.15913","title":"Pretraining Graph Neural Networks for few-shot Analog Circuit Modeling and Design","created":"2022-03-29","cited_by_count":13,"area":null},{"id":"2205.13225","title":"DevFormer: A Symmetric Transformer for Context-Aware Device Placement","created":"2022-05-26","cited_by_count":11,"area":null},{"id":"2206.06975","title":"DeepTPI: Test Point Insertion with Deep Reinforcement Learning","created":"2022-06-07","cited_by_count":10,"area":null},{"id":"2405.06758","title":"Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs","created":"2024-05-10","cited_by_count":9,"area":null},{"id":"2201.08455","title":"LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models","created":"2022-01-20","cited_by_count":7,"area":null},{"id":"2309.03208","title":"A Circuit Domain Generalization Framework for Efficient Logic Synthesis in Chip Design","created":"2023-08-22","cited_by_count":6,"area":null},{"id":"2403.13838","title":"Circuit Transformer: A Transformer That Preserves Logical Equivalence","created":"2024-03-14","cited_by_count":5,"area":null},{"id":"2510.15899","title":"LLM-VeriPPA: Power, Performance, and Area Optimization aware Verilog Code Generation with Large Language Models","created":"2025-09-10","cited_by_count":5,"area":null},{"id":"2302.06415","title":"AISYN: AI-driven Reinforcement Learning-Based Logic Synthesis Framework","created":"2023-02-08","cited_by_count":4,"area":null},{"id":"2406.04699","title":"Logic Synthesis with Generative Deep Neural Networks","created":"2024-06-07","cited_by_count":4,"area":null},{"id":"2208.13885","title":"Reinforcement Learning for Hardware Security: Opportunities, Developments, and Challenges","created":"2022-08-29","cited_by_count":3,"area":null},{"id":"2305.13164","title":"INVICTUS: Optimizing Boolean Logic Circuit Synthesis via Synergistic Learning and Search","created":"2023-05-22","cited_by_count":3,"area":null},{"id":"2411.09422","title":"OpenLS-DGF: An Adaptive Open-Source Dataset Generation Framework for Machine Learning Tasks in Logic Synthesis","created":"2024-11-14","cited_by_count":3,"area":null},{"id":"2506.07239","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","created":"2025-06-08","cited_by_count":3,"area":null},{"id":"2205.07614","title":"Rethinking Reinforcement Learning based Logic Synthesis","created":"2022-05-16","cited_by_count":2,"area":null},{"id":"2312.14536","title":"Adaptive Reconvergence-driven AIG Rewriting via Strategy Learning","created":"2023-12-22","cited_by_count":2,"area":null},{"id":"2401.10753","title":"BoolGebra: Attributed Graph-learning for Boolean Algebraic Manipulation","created":"2024-01-19","cited_by_count":2,"area":null},{"id":"2408.09858","title":"ShortCircuit: AlphaZero-Driven Circuit Design","created":"2024-08-19","cited_by_count":2,"area":null},{"id":"2409.06077","title":"MTLSO: A Multi-Task Learning Approach for Logic Synthesis Optimization","created":"2024-09-09","cited_by_count":2,"area":null},{"id":"2204.02368","title":"Too Big to Fail? Active Few-Shot Learning Guided Logic Synthesis","created":"2022-04-05","cited_by_count":1,"area":null},{"id":"2207.11312","title":"HybMT: Hybrid Meta-Predictor based ML Algorithm for Fast Test Vector Generation","created":"2022-07-22","cited_by_count":1,"area":null},{"id":"2207.11437","title":"The prediction of the quality of results in Logic Synthesis using Transformer and Graph Neural Networks","created":"2022-07-23","cited_by_count":1,"area":null},{"id":"2210.16606","title":"Neural Combinatorial Logic Circuit Synthesis from Input-Output Examples","created":"2022-10-29","cited_by_count":1,"area":null},{"id":"2310.10560","title":"Towards the Imagenets of ML4EDA","created":"2023-10-16","cited_by_count":1,"area":null},{"id":"2409.10653","title":"Logic Synthesis Optimization with Predictive Self-Supervision via Causal Transformers","created":"2024-09-16","cited_by_count":1,"area":null},{"id":"2411.10481","title":"Boolean-aware Boolean Circuit Classification: A Comprehensive Study on Graph Neural Network","created":"2024-11-13","cited_by_count":1,"area":null},{"id":"2506.10577","title":"Graph Neural Networks for Automatic Addition of Optimizing Components in Printed Circuit Board Schematics","created":"2025-06-12","cited_by_count":1,"area":null},{"id":"2601.14541","title":"Report for NSF Workshop on AI for Electronic Design Automation","created":"2026-01-20","cited_by_count":1,"area":null},{"id":"2105.01755","title":"Reinforcement Learning for Scalable Logic Optimization with Graph Neural Networks","created":"2021-05-04","cited_by_count":0,"area":null},{"id":"2203.10597","title":"The Dark Side: Security Concerns in Machine Learning for EDA","created":"2022-03-20","cited_by_count":0,"area":null},{"id":"2206.03032","title":"Intelligent Circuit Design and Implementation with Machine Learning","created":"2022-06-07","cited_by_count":0,"area":null},{"id":"2303.08054","title":"Statistical Hardware Design With Multi-model Active Learning","created":"2023-03-14","cited_by_count":0,"area":null},{"id":"2308.03944","title":"GraPhSyM: Graph Physical Synthesis Model","created":"2023-08-07","cited_by_count":0,"area":null},{"id":"2406.19549","title":"ASCENT: Amplifying Power Side-Channel Resilience via Learning & Monte-Carlo Tree Search","created":"2024-06-27","cited_by_count":0,"area":null},{"id":"2506.05007","title":"QiMeng: Fully Automated Hardware and Software Design for Processor Chip","created":"2025-06-05","cited_by_count":0,"area":null},{"id":"2507.18989","title":"GENIAL: Generative Design Space Exploration via Network Inversion for Low Power Algorithmic Logic Units","created":"2025-07-25","cited_by_count":0,"area":null}],"next_cursor":null}