{"total":30,"rows":[{"id":"2101.09336","title":"A Comprehensive Survey on Hardware-Aware Neural Architecture Search","created":"2021-01-22","cited_by_count":61,"area":null},{"id":"2202.11317","title":"The Larger The Fairer? Small Neural Networks Can Achieve Fairness for Edge Devices","created":"2022-02-23","cited_by_count":21,"area":null},{"id":"2107.06871","title":"Uncertainty Modeling of Emerging Device-based Computing-in-Memory Neural Accelerators with Application to Neural Architecture Search","created":"2021-07-06","cited_by_count":17,"area":null},{"id":"2202.08395","title":"SWIM: Selective Write-Verify for Computing-in-Memory Neural Accelerators","created":"2022-02-17","cited_by_count":16,"area":null},{"id":"2109.03430","title":"Can Noise on Qubits Be Learned in Quantum Neural Network? A Case Study on QuantumFlow","created":"2021-09-08","cited_by_count":13,"area":null},{"id":"2106.06575","title":"Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators","created":"2021-06-11","cited_by_count":12,"area":null},{"id":"2207.07626","title":"Computing-In-Memory Neural Network Accelerators for Safety-Critical Systems: Can Small Device Variations Be Disastrous?","created":"2022-07-15","cited_by_count":12,"area":null},{"id":"2108.00568","title":"FLASH: Fast Neural Architecture Search with Hardware Optimization","created":"2021-08-01","cited_by_count":11,"area":null},{"id":"2109.03806","title":"Exploration of Quantum Neural Architecture by Mixing Quantum Neuron Designs","created":"2021-09-08","cited_by_count":11,"area":null},{"id":"2306.06923","title":"On the Viability of using LLMs for SW/HW Co-Design: An Example in Designing CiM DNN Accelerators","created":"2023-06-12","cited_by_count":11,"area":null},{"id":"2305.10459","title":"AnalogNAS: A Neural Network Design Framework for Accurate Inference with Analog In-Memory Computing","created":"2023-05-17","cited_by_count":10,"area":null},{"id":"2102.06336","title":"Dancing along Battery: Enabling Transformer with Run-time Reconfigurability on Mobile Devices","created":"2021-02-12","cited_by_count":9,"area":null},{"id":"2109.05691","title":"RADARS: Memory Efficient Reinforcement Learning Aided Differentiable Neural Architecture Search","created":"2021-09-13","cited_by_count":8,"area":null},{"id":"2307.15853","title":"Improving Realistic Worst-Case Performance of NVCiM DNN Accelerators through Training with Right-Censored Gaussian Noise","created":"2023-07-29","cited_by_count":8,"area":null},{"id":"2303.17646","title":"XPert: Peripheral Circuit & Neural Architecture Co-search for Area and Energy-efficient Xbar-based Computing","created":"2023-03-30","cited_by_count":6,"area":null},{"id":"2106.12125","title":"NAX: Co-Designing Neural Network and Hardware Architecture for Memristive Xbar based Computing Systems","created":"2021-06-23","cited_by_count":3,"area":null},{"id":"2311.07620","title":"EPIM: Efficient Processing-In-Memory Accelerators based on Epitome","created":"2023-11-12","cited_by_count":3,"area":null},{"id":"2312.06137","title":"Compute-in-Memory based Neural Network Accelerators for Safety-Critical Systems: Worst-Case Scenarios and Protections","created":"2023-12-11","cited_by_count":3,"area":null},{"id":"2406.06544","title":"TSB: Tiny Shared Block for Efficient DNN Deployment on NVCIM Accelerators","created":"2024-05-08","cited_by_count":3,"area":null},{"id":"2111.02569","title":"RT-RCG: Neural Network and Accelerator Search Towards Effective and Real-time ECG Reconstruction from Intracardiac Electrograms","created":"2021-11-04","cited_by_count":2,"area":null},{"id":"2305.14561","title":"NeFT: Negative Feedback Training to Improve Robustness of Compute-In-Memory DNN Accelerators","created":"2023-05-23","cited_by_count":2,"area":null},{"id":"2410.16759","title":"Towards Efficient IMC Accelerator Design Through Joint Hardware-Workload Co-optimization","created":"2024-10-22","cited_by_count":2,"area":null},{"id":"2305.05105","title":"TinyML Design Contest for Life-Threatening Ventricular Arrhythmia Detection","created":"2023-05-09","cited_by_count":1,"area":null},{"id":"2406.06746","title":"Multi-Objective Neural Architecture Search for In-Memory Computing","created":"2024-06-10","cited_by_count":1,"area":null},{"id":"2506.18495","title":"AnalogNAS-Bench: A NAS Benchmark for Analog In-Memory Computing","created":"2025-06-23","cited_by_count":1,"area":null},{"id":"2509.25862","title":"CIMNAS: A Joint Framework for Compute-In-Memory-Aware Neural Architecture Search","created":"2025-09-30","cited_by_count":1,"area":null},{"id":"2401.05357","title":"U-SWIM: Universal Selective Write-Verify for Computing-in-Memory Neural Accelerators","created":"2023-12-11","cited_by_count":0,"area":null},{"id":"2603.03880","title":"Joint Hardware-Workload Co-Optimization for In-Memory Computing Accelerators","created":"2026-03-04","cited_by_count":0,"area":null},{"id":"2605.04103","title":"HERCULES: Hardware-Efficient, Robust, Continual Learning Neural Architecture Search","created":"2026-05-03","cited_by_count":0,"area":null},{"id":"2606.10294","title":"LLM-Guided Neural Architecture Search for Robust Co-Design of Physical Neural Networks","created":"2026-06-09","cited_by_count":0,"area":null}],"next_cursor":null}