{"total":23,"rows":[{"id":"2411.04732","title":"Convolutional Differentiable Logic Gate Networks","created":"2024-11-07","cited_by_count":37,"area":null},{"id":"2403.00849","title":"NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions","created":"2024-02-29","cited_by_count":21,"area":null},{"id":"2504.00592","title":"NeuraLUT-Assemble: Hardware-aware Assembling of Sub-Neural Networks for Efficient LUT Inference","created":"2025-04-01","cited_by_count":14,"area":null},{"id":"2102.04270","title":"Enabling Binary Neural Network Training on the Edge","created":"2021-02-08","cited_by_count":11,"area":null},{"id":"2501.08043","title":"PolyLUT: Ultra-low Latency Polynomial Inference with Hardware-Aware Structured Pruning","created":"2025-01-14","cited_by_count":8,"area":null},{"id":"2407.17879","title":"HG-PIPE: Vision Transformer Acceleration with Hybrid-Grained Pipeline","created":"2024-07-25","cited_by_count":7,"area":null},{"id":"2103.05600","title":"unzipFPGA: Enhancing FPGA-based CNN Engines with On-the-Fly Weights Generation","created":"2021-03-09","cited_by_count":4,"area":null},{"id":"2112.02346","title":"Logic Shrinkage: Learned FPGA Netlist Sparsity for Efficient Neural Network Inference","created":"2021-12-04","cited_by_count":3,"area":null},{"id":"2106.15021","title":"How to Reach Real-Time AI on Consumer Devices? Solutions for Programmable and Custom Architectures","created":"2021-06-21","cited_by_count":2,"area":null},{"id":"2301.13142","title":"Self-Compressing Neural Networks","created":"2023-01-30","cited_by_count":2,"area":null},{"id":"2509.13662","title":"Deep Lookup Network","created":"2025-09-17","cited_by_count":2,"area":null},{"id":"2307.13412","title":"Mitigating Memory Wall Effects in CNN Engines with On-the-Fly Weights Generation","created":"2023-07-25","cited_by_count":1,"area":null},{"id":"2601.11433","title":"Inter-patient ECG Arrhythmia Classification with LGNs and LUTNs","created":"2026-01-16","cited_by_count":1,"area":null},{"id":"2602.05830","title":"Learning Compact Boolean Networks","created":"2026-02-05","cited_by_count":1,"area":null},{"id":"2602.07400","title":"BitLogic: Training Framework for Gradient-Based FPGA-Native Neural Networks","created":"2026-02-07","cited_by_count":1,"area":null},{"id":"2604.22293","title":"HGQ-LUT: Fast LUT-Aware Training and Efficient Architectures for DNN Inference","created":"2026-04-24","cited_by_count":1,"area":null},{"id":"2607.08427","title":"FPGN: Redefining Ultra-Fast Programmable Gate-based Neural Acceleration with Differentiable LUTs","created":"2026-07-09","cited_by_count":1,"area":null},{"id":"2208.00302","title":"Efficient Compilation and Mapping of Fixed Function Combinational Logic onto Digital Signal Processors Targeting Neural Network Inference and Utilizing High-level Synthesis","created":"2022-07-30","cited_by_count":0,"area":null},{"id":"2304.08211","title":"Dynamically Reconfigurable Variable-precision Sparse-Dense Matrix Acceleration in Tensorflow Lite","created":"2023-04-17","cited_by_count":0,"area":null},{"id":"2305.07315","title":"$\\partial\\mathbb{B}$ nets: learning discrete functions by gradient descent","created":"2023-05-12","cited_by_count":0,"area":null},{"id":"2407.02362","title":"Mitigating scalability challenges in LUT-based neural networks via pruning optimisations","created":"2024-07-02","cited_by_count":0,"area":null},{"id":"2512.07808","title":"LUNA: LUT-Based Neural Architecture for Fast and Low-Cost Qubit Readout","created":"2025-12-08","cited_by_count":0,"area":null},{"id":"2609.32854","title":"Logic Gate Networks and Lookup Table Networks as Lightweight Hardware Classifiers for Inter-patient ECG Arrhythmia Classification","created":"2026-09-26","cited_by_count":0,"area":null}],"next_cursor":null}