{"total":50,"rows":[{"id":"2101.09336","title":"A Comprehensive Survey on Hardware-Aware Neural Architecture Search","created":"2021-01-22","cited_by_count":61,"area":null},{"id":"2204.11786","title":"Enable Deep Learning on Mobile Devices: Methods, Systems, and Applications","created":"2022-04-25","cited_by_count":32,"area":null},{"id":"2205.14550","title":"Machine Learning for Microcontroller-Class Hardware: A Review","created":"2022-05-29","cited_by_count":28,"area":null},{"id":"2312.00333","title":"Green Edge AI: A Contemporary Survey","created":"2023-12-01","cited_by_count":25,"area":null},{"id":"2105.13258","title":"NAAS: Neural Accelerator Architecture Search","created":"2021-05-27","cited_by_count":24,"area":null},{"id":"2106.03796","title":"Enabling On-Device Self-Supervised Contrastive Learning With Selective Data Contrast","created":"2021-06-07","cited_by_count":21,"area":null},{"id":"2202.11317","title":"The Larger The Fairer? Small Neural Networks Can Achieve Fairness for Edge Devices","created":"2022-02-23","cited_by_count":21,"area":null},{"id":"2211.13955","title":"MPCViT: Searching for Accurate and Efficient MPC-Friendly Vision Transformer with Heterogeneous Attention","created":"2022-11-25","cited_by_count":20,"area":null},{"id":"2105.12842","title":"A Full-Stack Search Technique for Domain Optimized Deep Learning Accelerators","created":"2021-05-26","cited_by_count":19,"area":null},{"id":"2107.06871","title":"Uncertainty Modeling of Emerging Device-based Computing-in-Memory Neural Accelerators with Application to Neural Architecture Search","created":"2021-07-06","cited_by_count":17,"area":null},{"id":"2104.12766","title":"HAO: Hardware-aware neural Architecture Optimization for Efficient Inference","created":"2021-04-26","cited_by_count":16,"area":null},{"id":"2109.08983","title":"G-CoS: GNN-Accelerator Co-Search Towards Both Better Accuracy and Efficiency","created":"2021-09-18","cited_by_count":15,"area":null},{"id":"2308.13998","title":"Computation-efficient Deep Learning for Computer Vision: A Survey","created":"2023-08-27","cited_by_count":14,"area":null},{"id":"2112.09245","title":"Automated Deep Learning: Neural Architecture Search Is Not the End","created":"2021-12-16","cited_by_count":13,"area":null},{"id":"2102.08619","title":"Rethinking Co-design of Neural Architectures and Hardware Accelerators","created":"2021-02-17","cited_by_count":12,"area":null},{"id":"2106.06575","title":"Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators","created":"2021-06-11","cited_by_count":12,"area":null},{"id":"2110.00478","title":"SECDA: Efficient Hardware/Software Co-Design of FPGA-based DNN Accelerators for Edge Inference","created":"2021-10-01","cited_by_count":12,"area":null},{"id":"2109.03806","title":"Exploration of Quantum Neural Architecture by Mixing Quantum Neuron Designs","created":"2021-09-08","cited_by_count":11,"area":null},{"id":"2306.06923","title":"On the Viability of using LLMs for SW/HW Co-Design: An Example in Designing CiM DNN Accelerators","created":"2023-06-12","cited_by_count":11,"area":null},{"id":"2303.12753","title":"On-Device Unsupervised Image Segmentation","created":"2023-02-24","cited_by_count":10,"area":null},{"id":"2102.06336","title":"Dancing along Battery: Enabling Transformer with Run-time Reconfigurability on Mobile Devices","created":"2021-02-12","cited_by_count":9,"area":null},{"id":"2109.05691","title":"RADARS: Memory Efficient Reinforcement Learning Aided Differentiable Neural Architecture Search","created":"2021-09-13","cited_by_count":8,"area":null},{"id":"2505.01386","title":"CATransformers: Carbon Aware Transformers Through Joint Model-Hardware Optimization","created":"2025-05-02","cited_by_count":7,"area":null},{"id":"2212.03965","title":"CODEBench: A Neural Architecture and Hardware Accelerator Co-Design Framework","created":"2022-12-07","cited_by_count":5,"area":null},{"id":"2410.08855","title":"MATCH: Model-Aware TVM-based Compilation for Heterogeneous Edge Devices","created":"2024-10-11","cited_by_count":5,"area":null},{"id":"2502.05850","title":"MetaML-Pro: Cross-Stage Design Flow Automation for Efficient Deep Learning Acceleration","created":"2025-02-09","cited_by_count":4,"area":null},{"id":"2503.22733","title":"RBFleX-NAS: Training-Free Neural Architecture Search Using Radial Basis Function Kernel and Hyperparameter Detection","created":"2025-03-26","cited_by_count":4,"area":null},{"id":"2106.06577","title":"A3C-S: Automated Agent Accelerator Co-Search towards Efficient Deep Reinforcement Learning","created":"2021-06-11","cited_by_count":3,"area":null},{"id":"2206.04682","title":"RT-DNAS: Real-time Constrained Differentiable Neural Architecture Search for 3D Cardiac Cine MRI Segmentation","created":"2022-06-08","cited_by_count":3,"area":null},{"id":"2306.08746","title":"MetaML: Automating Customizable Cross-Stage Design-Flow for Deep Learning Acceleration","created":"2023-06-14","cited_by_count":3,"area":null},{"id":"2106.14771","title":"HALF: Holistic Auto Machine Learning for FPGAs","created":"2021-06-28","cited_by_count":2,"area":null},{"id":"2106.15021","title":"How to Reach Real-Time AI on Consumer Devices? Solutions for Programmable and Custom Architectures","created":"2021-06-21","cited_by_count":2,"area":null},{"id":"2111.02569","title":"RT-RCG: Neural Network and Accelerator Search Towards Effective and Real-time ECG Reconstruction from Intracardiac Electrograms","created":"2021-11-04","cited_by_count":2,"area":null},{"id":"2111.12787","title":"Algorithm and Hardware Co-design for Reconfigurable CNN Accelerator","created":"2021-11-24","cited_by_count":2,"area":null},{"id":"2209.09424","title":"PolyMPCNet: Towards ReLU-free Neural Architecture Search in Two-party Computation Based Private Inference","created":"2022-09-20","cited_by_count":2,"area":null},{"id":"2311.01759","title":"TinyFormer: Efficient Transformer Design and Deployment on Tiny Devices","created":"2023-11-03","cited_by_count":2,"area":null},{"id":"2401.03131","title":"A Physics-guided Generative AI Toolkit for Geophysical Monitoring","created":"2024-01-06","cited_by_count":2,"area":null},{"id":"2407.13896","title":"Data-Algorithm-Architecture Co-Optimization for Fair Neural Networks on Skin Lesion Dataset","created":"2024-07-18","cited_by_count":2,"area":null},{"id":"2203.13921","title":"A Semi-Decoupled Approach to Fast and Optimal Hardware-Software Co-Design of Neural Accelerators","created":"2022-03-25","cited_by_count":1,"area":null},{"id":"2302.07769","title":"XploreNAS: Explore Adversarially Robust & Hardware-efficient Neural Architectures for Non-ideal Xbars","created":"2023-02-15","cited_by_count":1,"area":null},{"id":"2303.00031","title":"Tiny Classifier Circuits: Evolving Accelerators for Tabular Data","created":"2023-02-28","cited_by_count":1,"area":null},{"id":"2305.05105","title":"TinyML Design Contest for Life-Threatening Ventricular Arrhythmia Detection","created":"2023-05-09","cited_by_count":1,"area":null},{"id":"2402.00069","title":"Using the Abstract Computer Architecture Description Language to Model AI Hardware Accelerators","created":"2024-01-30","cited_by_count":1,"area":null},{"id":"2408.04116","title":"Combining Neural Architecture Search and Automatic Code Optimization: A Survey","created":"2024-08-07","cited_by_count":1,"area":null},{"id":"2111.06686","title":"BSC: Block-based Stochastic Computing to Enable Accurate and Efficient TinyML","created":"2021-11-12","cited_by_count":0,"area":null},{"id":"2206.03326","title":"Compilation and Optimizations for Efficient Machine Learning on Embedded Systems","created":"2022-06-06","cited_by_count":0,"area":null},{"id":"2311.17815","title":"A Survey on Design Methodologies for Accelerating Deep Learning on Heterogeneous Architectures","created":"2023-11-29","cited_by_count":0,"area":null},{"id":"2407.14560","title":"Automated and Holistic Co-design of Neural Networks and ASICs for Enabling In-Pixel Intelligence","created":"2024-07-18","cited_by_count":0,"area":null},{"id":"2605.22441","title":"A Constant-Time Implementation Methodology for Activation Functions on Microcontrollers","created":"2026-05-21","cited_by_count":0,"area":null},{"id":"2608.20497","title":"Bern2Edge: A Neurosymbolic Compiler for Edge Deployment via Bernstein Polynomial Networks","created":"2026-08-20","cited_by_count":0,"area":null}],"next_cursor":null}